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Abstract  
Analog-digital mixed signal LSI plays an important role in the electronics. 
However, various on-chip analog circuit designs have various tradeoffs and it is difficult 
to design. A filter and an oscillator are indispensable analog circuits. The active filter is 
important for a wide range of fields, such as a channel selection filter for wireless LAN, 
as a notch filter for 50 Hz, 60 Hz power interference cancellation, communication and 
biomedical signal acquisition. In addition, the oscillator is a core element for wireless 
communication and a clock for digital synchronous circuit. Based on this background, 
this research is conducting analog circuit design while comparing analytic and simulation 
method. 
  Chapter 1 is an introduction, the background of this research and the Gm-C filter design 
previously proposed are summarized and the problems of the conventional design are 
summarized 
  Chapter 2 discusses about noise analysis of Nauta’s transconductance amplifier. 
Usually, noise analysis must be derived by sum of mean square noise current source 
which is multiplied by square of output resistance divided by dc voltage gain. Equivalent 
output noise voltage of high order Gm-C filter simulation results are presented.  
  Chapter 3 discusses about how to design two types of Gm-C filter called 5th order Gm-
C elliptic filter and 10th order Gm-C elliptic filter based on element substitution which 
can be design from cutoff frequency, impedance scaling and filter table. The simulation 
results indicate that 5th-order elliptic Gm-C Low Pass Filter(LPF) shows the cut-off 
frequency dropped to 21.88 MHz due to high-frequency small-signal parasitic 
capacitances. The maximum input amplitude is -5.46 dBm for Total Harmonic 
Distortion(THD) less than 1%. The output noise is at -168dB at input frequency 1MHz.  
  Chapter 4 discusses about Notch filter. This thesis proposed 2nd , 4th and 6th order Notch 
filter for interference rejection at 50 Hz which is the same frequency from high voltage 
power line. The architecture of 2nd order Notch filter from Kenneth Laker is chosen and 
designed. Magnitude response of 6th order Notch filter is simulated for 0.18 micron 
CMOS Process. The resistors in this block diagram can be substituted by floating active 
resistor if the notch filter is designed with very low cutoff frequency such as 50 Hz or 60 
Hz, then, floating resistor is designed in the range of mega ohm which consumed very 
big layout area. For higher order notch filter, the theory is reviewed how to transform nth 
order of LPF LCR prototype into 2nth order of the notch filter LCR prototype. After the 
passive element value are computed from LCR prototype. Then, ground and floating 
active inductor can be designed from the value of the computed inductor value. Also, the 
biomedical signal acquisition LSI system is designed by modification of Twin-T 2nd order 
notch filter.  
Chapter 5 discusses about cross coupled oscillator design using Root Locus 
methodology. The time domain graph is shown as the result of four pole positions and 
four unknown constants which can be derived. The novel partial fraction expansion by 
multiplication of the factor denominator polynomial from the left side of the equation to 
the right side of the equation which is the conventional partial expansion instead of using 
the limit theorem. The fourth order polynomial can be factorized to have four pole 
frequencies. After that, the four unknowns can be computed by substituting the drain 
current into MATLAB file which are a function of the small signal parameters and passive 
element value such as capacitors, inductors and resistors. Usually, from simulation of the 
equations, the four unknowns are complex numbers. Thus, the solution of the four 
summation of term with each four unknowns has its own single poles can have four terms 
per unknowns because one unknown has real part and imaginary part and single pole can 
be exponential of complex number which can be expanded into real cosine plus or minus 
with imaginary sinusoidal function. It is found that from varying the time by using the 
period which is related with the oscillation frequency. The triangular wave waveform can 
be plotted as two graphs because underdamped real function has eight terms and 
underdamped imaginary function.  
 Chapter 6 is a conclusion of the thesis.          
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Chapter 1   Introduction 
 
1.1 Overview of on-chip analog circuit design  
 
Analog-digital mixed signal LSI plays an important role in the electronics. However, 
various on-chip analog circuit designs have various tradeoffs and it is difficult to design. A 
filter and an oscillator are important analog circuits. The active filter is important for a wide 
range of fields, such as a channel selection filter for wireless LAN, as a notch filter for 50 Hz, 
60 Hz power interference cancellation, communication and biomedical signal acquisition. In 
addition, the oscillator is an indispensable element for wireless communication and a clock for 
digital synchronous circuit. Based on this background, this research is conducting analog 
circuit design while comparing analytic method and simulation method. 
An analog filter design has lots of tradeoff for the design parameters such as filter 
characteristics, orders, power consumption, linearity, dynamic range and compensation for 
some variations including temperature. In previous research, various proposal was published. 
In this chapter, those proposals are discussed. The important advantage of on-chip filter is a 
function of tunability. On-chip integrated circuits realize a tenability function using bias 
voltage or current control and capacitance control. This function is very effective for wireless 
communication system and other applications including biomedical systems.  
Wireless local area network (WLAN) filters have many stringent specifications such as 
current consumption, cut-off frequency (IEEE 802.11a/g (10 MHz), IEEE 802.11n (20 MHz)), 
input third-order intercept, and tuning ratio. It is crucial to include continuous-time filters, e.g. 
Gm-C ( transconductor capacitor)  filter, into the transceiver because the data rate of the 
transceiver is selected based on the cut-off frequency of the filter. While the table in references 
[1] and [2] does not list specifications such as dynamic range and signal-to-noise ratio, the input 
third-order intercept point may be more popular among researchers.  
An on-chip oscillator is widely used as a synchronous clock in a digital system or as a 
local oscillator in a wireless system. Along with the development of integrated systems, the 
demand for on-chip analog oscillators is increasing more and more. A cross-coupled oscillator 
is the most practical type of on-chip oscillators and, it is a typical topology of the oscillator and 
is currently being studied extensively [3][4]. The contemporary design of oscillators using 
nonlinear transistors is not straightforward and is largely due to empirical design. Root locus 
5 
 
method is a representative method in control theory and is a useful method as a practical method 
in optimization for oscillator design. In this paper, design of on-chip oscillator use of using 
analytical root locus method is challenged. 
 
1.2 Integrated continuous-time filters 
 
 The basics of filter design was published in ref. [5] and [6]. For high order Gm-C filter 
design, the architecture of continuous-time filters evolved since it was first introduced. The 
oldest continuous-time filter, called the active RC filter, is composed of an operational amplifier 
(op-amp), a resistor, and a capacitor. Its core circuit is an active RC integrator. To design a high-
order filter based on an active RC circuit, a signal flow graph (SFG) can be employed to 
construct the filter by solving Kirchhoff’s current law (KCL) equations at all nodes of an LCR 
prototype. There are two types of integrators: voltage and current. Currently, MOSFET-C filters 
are used with op-amps. It is different from an active RC filters because it replaces the resistor 
with an active resistor called a cross-coupled resistor. The Gm-C filter may currently be the 
most popular high-frequency continuous-time filter design because the unity gain frequency of 
the operational transconductance amplifier (OTA), i.e. the transconductor, is higher than that of 
op-amps at the same current consumption. 
 There are at least two approaches of deriving the abovementioned architectures from 
the LCR prototype. The first approach is using an SFG, which can be derived from KCL and 
Kirchhoff’s voltage law (KVL) equations of the system. An SFG consists of nodes, voltage and 
current integrators ( or differentiators) , and summing nodes that may be for difference or 
summing. The second approach is by element substitution, which uses four OTAs connected 
as floating active inductors and two OTAs connected as grounded active inductors. 
1.2.1 Transconductance curves of Nauta’s transconductor 
 To design on-chip filter, a design issue of the key components of OTA is shown. 
Transconductance is determined by taking the derivative of the output current with respect to 
input voltage. Small signal transconductance can be derived differently as follows:  substitute 
the small-signal high-frequency equivalent circuit into Nauta’s transconductor; then, determine 
the ratio of the output current to the input voltage; this ratio is called transconductance gain. 
This section will show a few graphs of transconductance as a function of the input voltage. 
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Figure 1. 2 ( left)  shows transconductance as a function of input voltage.  The graph 
indicates that the transconductance rises gradually at the input voltage of around -0.6 V until it 
reaches a maximum of 0. 8 mS.  Then, the transconductance decreases to - 0. 8 mS, passing 
through zero at 0 V input voltage. Afterwards, it rises again, reaching 0 mS at 0.6 V. Figure 1.2 
(right) shows the drain current of NMOS (green) and PMOS (red) transistors that are connected 
as a complementary common source, with a drain degeneration resistor.  The drain current of 
the NMOS rises from 0 mA at -0.4 V input voltage to a maximum of 120 mA at 0 V; then, it 
decreases to 0 mA at 0.4 V. The drain current of the PMOS decreases from 0 mA at -0.4 V input 
voltage to a minimum drain current of -120 mA at 0 V, before increasing to 0 mA at 0.4 V. 
Figures 1.2 (left) and (right) have a total of 102 data points. 
In figure 1.3, the usable range of transconductance is between -0.4 V and 0.4 V.  The 
transconductance is not constant as desired.  It attains both positive and negative values with 
change in input voltage.  All curves are plotted from transistors of various aspect ratios.  There 
are 102 data points in figure 1.3. 
 
Figure 1.1 Output drain current of transconductance amplifier 
Figure 1.2 (Left) Transconductance; 
(Right) Drain current in NMOS and PMOS of Nauta’s Transconductor 
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Figure 1.3 Transconductance curves of transistors of various aspect ratios 
 
 
 
1.3 Review the state of the art of filtering system 
 
There are many tradeoff for analog circuits design. In this section, it is introduced the 
previous work for each parameter.  
 
High order design 
The order of the filter is a key characteristic for the design. The high order filter is useful 
for especially channel separation of wireless communication system. Advanced wireless 
communication system requires high order characteristics such as fifth order or more.  
  Since 1997, The Fifth Order Elliptic Gm-C LPF was published by Chung-Chih Hung 
[ 7] , It is proposed as a novel N- type voltage to current converter which does not require 
differential input voltage. It is shown in figure 1.5. The novel P-type voltage to current converter 
is combined with N-type voltage to current converter and current mirror. Then, the maximum 
current selecting circuit is used to make rail to rail voltage to current converter.  This circuit is 
pretty complicated design, it used 43 transistors per transconductor.  Output current of this 
transconductor was shown to have constant slope of current output versus voltage input (with 
common mode input range of -1 V to 1 V)      
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Figure 1.5 N-type voltage to current converter [7] 
 
 From figure 1.5, the relationship between positive and negative input signal source, gate 
source voltage of input transistors and output current I2 and I3 can be written as follows.  The 
Kirchoff’s voltage law can be written by apply around two loops of voltage sources in figure 
1.5 
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(1.3.4) 
 Let substitutes equation (1.3.2) into (1.3.1) and (1.3.4) into (1.3.3) 
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(1.3.6)  
But the drain current of transistor I1 and I4 are mirrored with the current source IC. Equation 
(1.3.5) and (1.3.6) can be added as follow.                                                                                                           
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(1.3.7) 
If the aspect ratio of transistor M2 and M3 are equal, then, K2=K3  
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(1.3.8) 
Current signal I2 can be written as a function of the current signal I3 and both sides of the 
equation can be squared as follows 
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(1.3.8b) 
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Figure 1.6 P-type voltage to current converter [7] 
From figure 1.6, the relationship between positive and negative input signal source, gate source 
voltage of input transistors and the output current I22 and I23 can be written as follows.  The 
Kirchoff’s voltage law (KVL) can be written by apply it around two loops of the voltage sources 
in figure 1.6. 
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(1.3.10) 
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(1.3.12) 
 Let substitutes equation (1.3.10) into (1.3.9) and (1.3.12) into (1.3.11) 
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(1.3.14) 
But the drain current of the transistor I21 and I24 are mirrored with the current source IC.  
An equation (1.3.13) and (1.3.14) can be added as follow.                                     
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(1.3.15) 
If the aspect ratio of transistor M21 and M24 are equal, then, K21=K24  
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The current signal I22 can be written as a function of the current signal I23 and both sides of 
the equation can be squared as follows 
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The next step is to use Kirchoff’s current law at the drain node of the transistor M36 so that 
current signal I55 can be written as a function of I3 and I22  as follow. Thus, equation (1.3.8b) can 
be minused with equation (1.3.16b) as follows.  
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Figure 1.7 NMOS based maximum current selecting circuit[7] 
 
 From figure 1.7.  The maximum current selecting circuit has two branches of unknown 
current sources.  The first current source is I3 which is mirrored from somewhere outside this 
circuit. But it is mirrored with transistor M38. The second current source is I22 which is mirrored 
from somewhere outside this circuit.  But it is mirrored with transistor M36.  The maximum 
current selecting circuit is used to make a decision which branches of current signal should be 
sum to output current Iout.  By comparing two cases, the first case is I3>I22 , I55 which is equal 
with I3 minus I22 , the result of Iout is I3 . The second case is I3=I22 , the result of Iout is I22.  
 An output current signal (Iout1)  can be equaled with I3 which is generated by an input 
transistor M3 if the current signal (I3) is higher or less than current signal I22 which is generated 
by input transistor M22.  An output current signal (Iout2) can be equaled with I2 which is generated 
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by an input transistor M2 if the current signal (I2)  is higher or less than current signal I23 which 
is generated by an input transistor M23.  
 By performing KCL at the output node of the whole transconductor which is at the drain 
terminal of transistor MO4.  It can be written as follow 
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(1.3.18) 
The output current signal (Iout1) can be equaled with I22 which is generated by an input transistor 
M22 if the current signal (I3)  is equal with current signal I22 which is generated by an input 
transistor M22. The output current signal (Iout2) can be equaled with I23 which is generated by an 
input transistor M23 if the current signal (I2) is equaled with current signal I23 which is generated 
by an input transistor M23.  
By performing KCL at the output node of the whole transconductor which is at the drain 
terminal of transistor MO4.  It can be written as follow 
( ) ( )
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(1.3.19) 
From figure 1.8.  The maximum current selecting circuit is used to select two branches 
of currents. The first branch of current is called I2 which is equal with I3 but its phase is different 
for 180 degrees.  These currents are equal because the input is differential mode signal and the 
circuit diagram of NMOS input voltage to current converter is symmetrical. The second branch 
of current is called I22 which is equal with I23 but its phase is different for 180 degrees.  These 
currents are equal because of the same reason.  Current I55 is a result of 3I  minus 22I , It is 
mirrored by current mirror circuit to the left-hand side of transistor M10 which is transistor M30.  
 It is difficult problem that how can one make the whole transconductance of the 
proposed circuit to have a constant transconductance as a function of input differential mode 
voltage.  
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Figure1.8 The complete circuit of the rail to rail voltage to current converter  
 
Dynamic range 
 
Since 2003, Dynamic range optimization of Gm- C filters with power dissipation 
constraints is described in ref. [8]. Also, in ref. [9] dynamic range of Gm-C filter was discussed. 
Cutoff frequency can be scaling by change value of active inductor and capacitor.  For fixed 
capacitor, active inductor can be scaling with source and load resistor so that the 
transconductance value can be adapted according to the passive element value from the filter 
table which can be designed from cutoff frequency and source and load resistor. Active 
inductor value can be tuned by tunable supply voltage and tunable supply current.  
But the current consumption of the transconductor must be changed if transconductance 
value was changed.  Instantaneously, the dynamic range can be designed if one used fixed 
transconductance value but inductance value was changed because of the capacitive load of the 
floating active inductor.  
With constant cutoff frequency, the noise scaling and distortion scaling could not be used 
because the transconductance value must be change or capacitor load value of the floating 
active inductor must be change.  These two parameters could not be adapted at the same time 
because there is only one parameter which can be designed.  But dynamic range optimization 
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can be adapted by fixed power dissipation constraint by change transconductor topology but 
total current consumption per transconductor should be kept constant so that dynamic range 
comparison can be fair enough for each transconductor topologies.  
 
Floating active inductor 
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Figure 1.9 The Fully Differential Floating Active Inductor Architecture based on 
Fully differential Transconductor  
 
Input impedance of the fully differential floating active inductor can be implemented 
by using two transconductance amplifiers in ref. [10]. The input impedance can be derived by 
finding the ratio of differential input impedance of the input port minus with differential output 
impedance of the output port. There are four ratios of input impedance and output impedance 
of the ideal circuit diagram of figure 1.9. There are listed as follow. 
Let’s KCL at all four nodes in the circuit diagram, the fully differential input impedance 
of floating inductor can be derived by determining the first ratio is the positive input voltage 
port minus negative input voltage port divided by the inductive current (it can be equating with 
input current and output current).  The second ratio which can be derived is the ratio of the 
positive output voltage port minus negative output voltage port divided by the inductive 
current. The third ratio which is called fully differential input impedance of floating input 
inductor. It is determined by minus the first ratio with the second ratio. It can be seen like two 
active inductances which have inductive current flow from output of the second 
transconductance but it is not output current of the second transconductance and current of 
capacitive load (CL3, CL4) through wire. Then, inductive current can flow via input signal 
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source from port 3 throught port4 which should be called differential input impedance. It is 
observed that there are three branches of currents for every node in the circuit diagram.  
 
Quality factor tuning 
 
 Since 2007, Fifth order Active RC Chebyshev LPF was published by Kousai [11]. Also, 
in ref. [12] quality factor tuning system is discussed. It has many contributions in this paper at 
a different level of knowledge.  The first contribution is based on novel operational amplifier 
circuit diagram called modified folded cascode with cross couple high swing cascode current 
mirror with CMFB circuit.  This circuit is different from conventional folded cascode since 
there are two additional input transistors which are connected with high swing cascode active 
load, gate terminals of the current source M22 and M24 are biased with drain terminal of input 
transistors M2 and M3 .  RCMFB can be used to adjust open loop voltage gain.  
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Figure 1.9 Circuit diagram of fully differential amplifier with CMFB circuit. 
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Figure 1.10 Block diagram of the 5th order Active RC Chebyshev LPF 
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 The second contribution is modified block diagram of the 5th order Active RC 
Chebyshev LPF can be synthesized by thinking about signal flow graph in the next page which 
is drawn from understanding of KCL and Ohm’s law.  It can be seen that five integrators A, B, 
C, D, and E are cascaded.  Output voltage of integrator B can be feedback to input node of 
integrator A by RF2 .  Out voltage of integrator C is feedback to input node of integrator B by 
RF3.  Output voltage of integrator D is feedback to input node of integrator C by RF4.  Output 
voltage of integrator E is feedback to input node of integrator D by RF6. The third contribution 
is Q of the replica filter and main filter can be tune without increasing bias current of a folded 
cascode amplifier with high swing cross couple active load by inserting a variable resistor in a 
lossy integrator. 
 
 
Figure 1.11 Circuit diagram of 5TH order Chebyshev LPF 
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Figure 1.12 Signal flow graph (SFG) of the 5th order Chebyshev LPF.  
 
 Signal flow graph can be drawn from left to right which is an input of circuit diagram. 
Then, its input signal is summed signal with V1 . The output of the first summing amplifier is 
propagated through voltage to current converter which converts the output signal to input 
INV outV
sR
5 1.7058C =
4 1.2296L = 2 1.2296L =
3 2.5408C = 1 1.7058C =
1LR =
1V 2V
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current. Input current is summed with inductor current of L4. Then, its summation of current is 
input to current to voltage integrator, its output voltage is V1.  
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Figure 1.13 block diagram of the filter tuning system 
 
 Block diagram of the filter tuning system is described as follows. The reference signal 
and voltage generator has seven ports. Two ports are used to be reference signal to tune phase 
comparator circuit. Another two ports are used to input to replica filter. Another three ports are 
used to act as the input of the amplitude comparator circuit which have two value of reference 
voltage generator.  The replica filter is a second order low pass filter so that a quality factor of 
the filter can be defined.  Because the block diagram of the replica filter has differential input 
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and differential output as a result of fully differential system. The architecture of the fifth order 
active RC filter is shown in figure 1. 10.  In a single ended output system, it should be 
transformed into fully differential system which is shown in figure 1.14. The advantage of fully 
differential architecture is cancellation of third order harmonic distortion but it must trade with 
additional current consumption in second stage amplifier as a result of additional branch of 
transistors for fully differential output.  
 
Table1.1 Summary of the Filter and the tuning circuit 
 Main Filter Tuning circuit 
(Replica Filter) 
Technology 0.13 µm CMOS 0.13 µm CMOS 
Power Supply 1.5 V 1.5 V 
Area 0.20 mm2.  0.12 mm2. 
Current 7.5 mA 4.5 mA 
DC Gain 2 dB 0 dB 
Bandwidth 19.7 MHz/ 8.9 MHz 10 / 20 MHz 
Bandwidth tuning step 4 % - 
Q tuning step 0.5 dB/ 0.3 dB - 
SFDR (1% THD) 69 dB - 
THD@111.5 dBµV input -49 dBc - 
IIP3 125.3 dBµV - 
Input-referred Noise 30 nV/Hz1/2 - 
Input P1dB 113 dBµV - 
 
 The fifth order active RC Chebyshev filter have a bandwidth of 19.7 MHz, while it has 
69 dB dynamic range and it has consumed 7.5 mA of current.  Due to the Q tuning technique, 
the current reduction of 80% can be achieved because the requirement for GBW is relaxed from 
10 Grad/s to 4.5 Grad/s.  
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Figure 1.14 Block diagram of 5th order active RC fully differential version 
 
Linearity 
 
Since 2007, Lewinski [13] published the novel transconductor called nonlinear 
auxiliary differential pair (ADP)  which is the core circuit for implementation of fifth order 
elliptic low pass CMOS filter.   
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Figure 1.15 Circuit diagram of nonlinear auxiliary differential pair transconductor 
 
 The linearity of a typical source degenerated resistor is improved by 10 dB while the 
small signal transconductance is reduced less than 10% .  The third order intermodulation 
distortion is simulated to be - 63 dB for transconductor without ADP circuit while IM3 is 
simulated to be -80 dB for transconductor with ADP circuit. 
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Figure 1.16  Block diagram of 5th order elliptic Gm-C filter implementation 
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Figure 1.17 (a) Block diagram of floating active inductor  
by using fully differential transconductor 
(b) Voltage controlled current source version of Block diagram in figure 1.17 (a) 
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The fully differential version of block diagram is transformed from single ended output version 
by element substitution which is used to substitute four transconductors for single ended 
floating active inductor.    The problem of fully differential output architecture should be 
coupling between fully differential transconductor which may require derivation so that 
floating active inductor architecture is believed to be a practical at least in theory.  
 The Floating input impedance of floating active inductor which is implemented by four 
fully differential transconductance amplifier can be derived and it can be seen as the ratio of 
diffential input voltage of the port 1on the left hand side which can be seen by injecting 
differential input signal source Vin1 which is seen in figure 1.17 minus with differential input 
voltage of the port 2 on the right hand side which can be seen by injecting differential input 
signal source Vin2 which is also seen in figure 1.17 dividing by the input current which is 
defined to be equal. Otherwise it may be impossible to derive the ratio of the floating input 
impedance which is implemented by fully differential transconductance amplifier.    
 From equation (1.3), it is necessary to make a polynomial form because input impedance 
graph could not be plotted without polynomial form. Thus, it is nescessary to rewrite equation 
(1.3) by substituting the original function a2 and a3 into equation (8.1) as follows 
 
Low power design 
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Figure 1.18 Circuit Diagram of OTA based on pseudo-differential  
highly linear tunable transconductor 
 
 This paper was published by Lujan-Martinez [14] since 2009, it is a continuous time 
Gm-C filter which is used in digital video broadcasting terrestrial (DVB-T) in many countries 
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all over the world. The Gm-C filter can not be designed without transconductance value which 
comes from large signal transconductance curve. It can be derived as follows 
Drain current of PMOS of transistor M7 and M8 which is designed to operating in the triode 
region. It can be written as follows 
7 7
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(1.3.6.1) 
This PMOS current equation of (1.3.6.1) can be written as a function of terminal voltage 
name as follows 
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(1.3.6.2) 
Drain current of PMOS of transistor M16 and M17 which is designed to operating in the triode 
region. It can be written as follows 
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(1.3.6.3) 
This PMOS current equation of (1.3.6.3) can be written as a function of terminal voltage 
name as follows 
( ) ( )
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(1.3.6.4) 
Drain current of PMOS of transistor M15 and M18 which is designed to operating in the 
saturation region. It can be written as follows 
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(1.3.6.5) 
Drain current of PMOS of transistor M6 and M9 which is designed to operating in the saturation 
region. It can be written as follows 
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(1.3.6.6) 
Drain current of NMOS of transistor M2 and M10 which is designed to operating in the 
saturation region. It can be written as follows 
( ) ( ) ( ) ( )
( ) ( )
( ) ( ) ( ) ( )
( ) ( )
2 2
2 2 2 2 2 2 2 2
2
2
2 2 10 8 2 1 8
2 2
10 10 10 10 10 10 10 10
10
2
10 10 12 13 10 11 13
1 1
2
1
1 1
2
1
n ox
D GS TN N DS N GS TN N DS
D N TN N
n ox
D GS TN N DS N GS TN N DS
D N TN N
C WI V V V K V V V
L
I K V V V V V
C WI V V V K V V V
L
I K V V V V V
µ
l l
l
µ
l l
l
æ ö= - + = - +ç ÷
è ø
= - - + -
æ ö= - + = - +ç ÷
è ø
= - - + -
 
(1.3.6.7) 
Let use Kirchoff’s current law at node 1 and node 11 as follows 
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Let use Kirchhoff’s current law at node 9 as follows 
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(1.3.6.9) 
From equation (1.3.6.9) if transconductance parameters KP15=KP18 and VTP15=VTP18 , then V9 
can be written as a function as follows 
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(1.3.6.10) 
 
1.4 Conclusion of Review of the State of the art of Gm-C Filter 
1.4.1 Architecture of a Floating Active Inductor Point of view 
 
There are two cases for this review. The first is single ended output transconductor 
which is the core of the floating active inductor. The whole transconductor can be substituted 
by the voltage controlled current source (VCCS) only is the first case. The second case is that 
the whole transconductor can be substituted by the voltage controlled current source (VCCS) 
with additional output resistance of the transconductor. The third case is that the whole 
transconductor can be substituted by the voltage controlled current source (VCCS) with 
additional output resistance and input and output capacitance. The fourth case is that the whole 
transconductor can be substituted by high frequency small signal equivalent circuit of each 
transistor in the circuit diagram. For the fourth case, it is more laborious circuit analysis 
problem if the whole circuit diagram of the transconductor has more than two transistors per 
circuit diagram of the transconductor.  
 For intuitive discussion if the transconductor has more than two pole frequency in the 
transfer function. The floating active inductor which is used to substitute as a floating passive 
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inductor has deviate from ideal frequency response. As a result, a magnitude response of the 
Gm-C filter which used more than two transistors per transconductor will have different 
magnitude response far from ideal frequency response.   
 
1.4.2 Tuning System of Gm-C Filter 
 A tuning cutoff frequency by programmable supply voltage is first described by Prof. 
Nauta [15] in 1992. Also, in ref. [16-20] a tunable Gm-C filter was discussed. Nauta discusses 
that the experimental result of his Gm-C filter has three value of supply voltage which has a 
Vdd=2.5, 5, 10 V which has a cutoff frequencies 22 MHz, 63 MHz and 98 MHz, respectively. 
From power dissipation results, it consumed 4mW, 77 mW and 670 mW which means that the 
filter has an extremely high sensitivity of current consumption versus supply voltage while 
cutoff frequency sensitivity is very linear as a function of supply voltage. 
 But this paper does not show the tuning system, it may use external supply voltage to 
test this integrated circuit. Thus, it is advantageous to review the supply voltage tuning system 
from another journal of the IEEE. I 
 
1.4.3 Figure of Merit of Gm-C Filter 
 In order to compare how does specifications of the Gm-C filter of the proposed 
transconductor is better than other circuit diagram. It is useful to compare in terms of the 
normalized parameters which is called figure of merit of the Gm-C filter which has different 
definition in many journal papers. It is defined as follows 
cutoff
Total
n SFDR f
FOM
P
´ ´
=  
(1.4.3.1) 
( ) ( )3
2( )
3 noise
SFDR dBm IIP dBm P dBmæ öé ù= -ç ÷ë ûè ø  
(1.4.3.2) 
 Where n is the order of the Gm-C filter, fcutoff is the cutoff frequency of the Gm-C fitler, 
PTotal is the total power dissipation which included the power dissipation of the tuning system. 
SFDR is defined as two divided by three and multiply by the group of the input third order 
intercept (dBm) minus by noise power which has unit in decibel of milliwatt.  
 From simulation results and experimental results, Specifications of the Gm-C filters 
can be compared by show it in the form of table of specifications of 5 parameters as follows. 
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Table 1.2 Summary of filter performance 
 Power 
dissipation 
(mW) 
Order 
Of the Filter 
(n) 
Cutoff 
Frequency 
(Hz) 
Input third 
order intercept 
(dBm) 
Noise  
Power 
(dBm) 
SFDR 
(dBm) 
Figure 
Of Merit 
(dB) 
 
[21] Rezaei 
(2017) 
 
1.92-5.98 mW 
 
LPF 3th  
 
1.73 MHz- 
27.25 MHz 
7.1dBm-
13.7dBm 
30.6-234.6 
(nV/ÖHz)_ 
 
 
34.829 
[8] 
 
110.573 
[6] 
[22] Elamien 
(2018) 
11.83 mW LPF 4th  12 MHz 28 dBm 293.6 @ 1MHz  
(nV/ ÖHz ) 
42.215 
[7] 
112.337 
[4] 
 
Proposed 1 
41.4 mW 
Ideal total Gm 
= 0.1512 
Siemens 
 
LPF 5th  
10.96 MHz 22.97 dBm 3.116 @ 
1.982 MHz 
(nV/ ÖHz ) 
52.023 
[5] 
111.382 
[5] 
 
Proposed 2 
 
41.4 mW 
Ideal total Gm 
= 0.1288 
Siemens 
 
LPF 10th  
 
21.88 MHz 
 
33.96 dB 
6.559@ 
1.995 MHz 
(nV/ ÖHz ) 
 
57.194 
[4] 
 
 
114.804 
[2] 
 
[23] S. Hori 
 
5 mW 
 
LPF 4th  
12 MHz 18 dBm 4780 
(nV/ ÖHz ) 
 
27.47 
[9]  
114.499 
[3] 
 
[24] Itakura 
[1999] 
 
31 mW 
 
LPF 4th  
 
200 kHz 
 
49 dBm 
 
28 
(nV/ ÖHz ) 
63.019 
[2] 
 
92.105 
[9] 
 
 
[11] Itakura 
[2007] 
7.5 mA (1.5V) 
 
 
LPF 5th  
 
19.7 MHz 
 
-125.3 dBuV =  
-155.3dBm 
 
30 
(nV/ ÖHz ) 
 
 
-73.38 
 
 
- 
[25] Kari A. I. 
Halonen 
[2009] 
 
36 mW 
 
LPF 5th  
 
240 MHz 
 
37.5 dBm 
 
7.8 
(nV/ ÖHz ) 
 
59.053 
[3] 
 
122.941 
[1] 
[14] Lujan-
Martinez 
[2009] 
 
79.2 mW 
 
LPF 6th  
 
4.1 MHz 
 
33 dBm 
 
- 
 
51.097 
[6] 
 
102.006 
[8] 
[26]  
Sanchez-
Rodriguez 
(2015) 
 
450 uW 
 
LPF 3rd  
 
500 kHz 
 
15.25 dBm 
 
 
342 uV 
 
13.273 
[10] 
 
106.459 
[7] 
 
[10] C. Yoo 
(1998) 
 
 
10 mW 
 
LPF 5th  
Elliptic 
Fully Diff.  
 
 
4 MHz 
 
 
- 
 
Input Referred 
Noise 
260 µVrms 
 
 
 
 
 
 
[14] 
A.Lewinski 
[2007] 
 
 
 
85 mW 
 
LPF 5th  
Elliptic 
Fully Diff. 
 
 
30 MHz 
 
 
- 
 
 
 
115 µVrms 
 
 
 
65 
[1] 
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1.5 Research issues 
 
 The following issues are within the research scope of this thesis. 
1. Review state of the art of Continuous Time Gm-C filter by derivation of various formulas 
such as ideal floating inductance of fully differential active inductor based on Gm-C [11], 
derive large signal transconductance of Gm in [27]. 
2. Analysing the symbolic equation of equivalent output noise voltage of the Nauta 
transconductance amplifier 
3. The drain degeneration resistor that connects with Nauta’s transconductor can be used to 
tune the power gain in a CMOS high-order elliptic filter. 
4. The dynamic range of Gm-C filters can be optimised to achieve the maximum value for a 
given technology.  
5. Impedance scaling can be used to optimise the current consumption of Gm-C filters. 
6. Determining whether the dynamic range of high-order filters are better than that of low-order 
filters. 
7. Study a 2nd order notch filter of twin-T circuit or Laker’s 2nd order notch filter can be used 
to cascade to make high order notch filter and the architecture of that circuit can be modified 
to make quality factor or bandwidth of the stop band tunable by adapting bias voltage source.  
8. Design of on-chip cross coupled oscillator using Root Locus methodology which is a 
representative method in control theory and is a useful method as a practical method in 
optimization for oscillator design.  
9. Showing the time domain graph as the result of four pole positions and four unknown 
constants. The fourth order polynomial can be factorized to have four pole frequencies. After 
that, the four unknowns can be computed by substituting the drain current which are a 
function of the small signal parameters and passive element value such as capacitors, 
inductors and resistors 
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Chapter 2    Noise Analysis and Simulation of Active Filter 
 
2.1 Introduction 
 
 It is interesting to analyse noise in a continuous-time filter such as a Gm-C filter or an 
active RC filter. Such an analysis could not be carried out using Kirchhoff’s voltage law (KVL) 
and Kirchhoff’s current law (KCL) without a noise model. Do all three types of simple passive 
devices have a noise source? This question can be answered by considering that passive 
capacitors and inductors have no noise source. Resistors, however, have a thermal noise source.  
The thermal noise in a resistor can be modelled using a mean square noise voltage 
source that can be written as 2 4nV kTR= . Noise in a transistor can be categorised into two types 
according to their input frequency range. The first type of noise in a transistor is called flicker 
noise, which is dominant at low frequencies; the second type is thermal noise, which is 
dominant above the noise corner frequency. The noise source in transistor can be represented 
by both mean squared noise current source 22 14 mn m
ox
g K
I kT g
WLC f
g
æ ö
= + ç ÷
è ø
 and mean squared noise 
voltage source 2 4 1n
m ox
kT KV
g WLC f
g æ ö
= + ç ÷
è ø
. 
 
2.2 Noise analysis of transconductance amplifier  
 
Noise in the transistor circuit can be analysed by using both the output mean squared 
noise voltage and the output mean squared noise current. Then, the output mean squared noise 
voltage can be referred as the input by dividing the output mean squared noise voltage by the 
square of the voltage gain.  
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Figure 2.1 (a) Complementary common source amplifier; 
(b) high-frequency equivalent circuit of (a) 
 
( ) ( )
( ) ( )( )
1 2 1 2
2 2 2 2
22 21 2 1 2
, 1 1 2 2
1 2 1 2
4 4
1 1 1 1 ||
4 4 4 4
m m m m
m N m P m N m P
n out out o o
ox ox ox ox
kT g g kT g g
g K g K g K g K
V R r R r R
WLC f WLC f WLC f WLC f
kT kT kT kT
R R R R
g g
æ ö æ ö
ç ÷ ç ÷+ +
ç ÷ ç ÷
ç ÷ ç ÷æ ö æ ö æ ö æ ö
= + + = + + + +ç ÷ ç ÷ç ÷ ç ÷ ç ÷ ç ÷
è ø è ø è ø è øç ÷ ç ÷
ç ÷ ç ÷
ç ÷ ç ÷+ + + +ç ÷ ç ÷
è ø è ø
 
(2.2.1) 
By using KCL at the input node, the following can be written. 
( )( ) ( ) ( )1 2 3 1 2 2 0in gs gs in gd in gdV s C C V V sC V V sC+ + - + - = . 
(2.2.2) 
The next step is to group all coefficients with the node voltage variable so that every group can 
be assigned with short parameter names. 
( )( ) ( ) ( )1 2 1 2 3 1 2 2
1 2 2 3 3
0
0
in gs gs gd gd gd gd
in
V s C C C C V sC V sC
V a V a V a
+ + + - - =
- - =
. 
(2.2.3) 
By using KCL at the drain node of transistor M1, the following can be written. 
( ) ( )33 1 1 3 1 1
1
out
in gd m in db ds
V VV V sC g V V sC g
R
æ ö-
- + = + +ç ÷
è ø
; 
(2.2.4) 
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( )1 1 3 1 1 1
1 1
4 3 5 6
1 0
0
out
in gd m gd db ds
in out
VV sC g V sC sC g
R R
V a V a V a
æ ö
- - + + + + =ç ÷
è ø
- + =
. 
(2.2.5) 
By using KCL at the drain node of transistor M2, the following can be written. 
( ) ( )( )
( )
2
2 2 2 2 2 2
2
2 2 2 2 2 2
2 2
7 2 8 9
0
1 0
0
out
in gd m in db ds
out
in gd m gd db ds
in out
V VV V sC g V V sC g
R
VV sC g V sC sC g
R R
V a V a V a
æ ö-
- + + - + = ç ÷
è ø
æ ö
+ - + + + + =ç ÷
è ø
- + =
. 
(2.2.6) 
 
 
By using KCL at the output node, the following can be written. 
( )
2 3
2 1
2
2 3
1
2 2
2 3
1 1
2 3 10 11
1 0
0
out out
out out
out
out
V V V V
R R
RV V V V
R
R RV V V
R R
V V a V a
- -
=
æ ö
- = - ç ÷
è ø
æ ö æ ö
+ - + =ç ÷ ç ÷
è ø è ø
+ - =
. 
(2.2.7) 
The above system of equations can be written in matrix form as  
1 2 3
4 5 6 2
7 8 9 3
10 11
0 0
0 0
0 0
0 1 0
in
out
a a a V
a a a V
a a a V
a a V
- -é ù é ù é ù
ê ú ê ú ê ú-ê ú ê ú ê ú=
ê ú ê ú ê ú-
ê ú ê ú ê ú- ë ûë û ë û
. 
(2.2.8) 
Equation (2.3) can be rewritten as  
1 2 2 3 3
2 2 3 3
1
in
in
V a V a V a
V a V aV
a
= +
æ ö+
= ç ÷
è ø
. 
(2.2.9) 
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Substituting equation (2.7) into equation (2.3), 
4 3 5 6
2 2 3 3
4 3 5 6
1
3 42 4
2 3 5 6
1 1
2 1 3 2 6
0
0
0
0
in out
out
out
out
V a V a V a
V a V a a V a V a
a
a aa aV V a V a
a a
V b V b V a
- + =
æ ö+
- + =ç ÷
è ø
æ ö æ ö
+ - + =ç ÷ ç ÷
è ø è ø
+ + =
. 
(2.2.10) 
Substituting equation (2.2.7) into equation (2.2.4), 
7 2 8 9
2 2 3 3
7 2 8 9
1
2 7 3 7
2 8 3 9
1 1
2 3 3 4 9
0
0
0
0
in out
out
out
out
V a V a V a
V a V a a V a V a
a
a a a aV a V V a
a a
V b V b V a
- + =
æ ö+
- + =ç ÷
è ø
æ ö æ ö
- + + =ç ÷ ç ÷
è ø è ø
+ + =
. 
(2.2.11) 
The above system of equations can be written in the matrix form as 
1 2 3
1 2 6 2
3 4 9 3
10 11
0 0
0 0
0 0
0 1 0
in
out
a a a V
b b a V
b b a V
a a V
- -é ù é ù é ù
ê ú ê ú ê ú
ê ú ê ú ê ú=
ê ú ê ú ê ú
ê ú ê ú ê ú- ë ûë û ë û
. 
(2.2.12) 
Equation (2.2.5) can be rewritten as 
2 3 10 11
2 3 10 11
0out
out
V V a V a
V V a V a
+ - =
= - +
. 
(2.2.13) 
Substituting (2.2.11) into equation (2.2.8), 
( )
( ) ( )
2 1 3 2 6
3 10 11 1 3 2 6
3 2 10 1 11 1 6
3 7 8
0
0
0
0
out
out out
out
out
V b V b V a
V a V a b V b V a
V b a b V a b a
V b V b
+ + =
- + + + =
- + + =
+ =
. 
(2.2.14) 
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Substituting equation (2.2.11) into equation (2.2.9), 
( )
( ) ( )
2 3 3 4 9
3 10 11 3 3 4 9
3 4 10 3 11 3 9
3 5 6
0
0
0
0
out
out out
out
out
V b V b V a
V a V a b V b V a
V b a b V a b a
V b V b
+ + =
- + + + =
- + + =
+ =
. 
(2.2.15) 
Substituting equation (2.2.11) into equation (2.2.1), 
( )
( ) ( )
1 2 2 3 3
1 3 10 11 2 3 3
1 3 10 2 3 11 2
1 3 9 10
0
0
0
0
in
in out
in out
in out
V a V a V a
V a V a V a a V a
V a V a a a V a a
V a V b V b
- - =
- - + - =
+ - - =
+ - =
. 
(2.2.16) 
The above system of equations can be written in matrix form as 
1 9 10
7 8 2
5 6 3
10 11
0 0
0 0 0
0 0 0
0 1 0
in
out
a b b V
b b V
b b V
a a V
-é ù é ù é ù
ê ú ê ú ê ú
ê ú ê ú ê ú=
ê ú ê ú ê ú
ê ú ê ú ê ú- ë ûë û ë û
. 
(2.2.17) 
From equation (2.2.12),  
3 7 8
8
3
7
0out
out
V b V b
bV V
b
+ =
æ ö
= - ç ÷
è ø
. 
(2.2.18) 
Substituting equation (2.2.16) into equation (2.2.14), 
1 3 9 10
8
1 9 10
7
8 9
1 10
7
1
8 9
10
7
0
0
0
in out
in out out
in out
out
in
V a V b V b
bV a V b V b
b
b bV a V b
b
V a
V b b b
b
+ - =
æ ö
- - =ç ÷
è ø
æ ö
- + =ç ÷
è ø
=
æ ö
+ç ÷
è ø
. 
(2.2.19) 
38 
 
All the above coefficients are listed as follows:  
( )
( )
1 1 2 1 2 1
2 2
3 1
4 1 1
5 1 1 1 5 5
1
6
1
1
1
gs gs gd gd
gd
gd
gd m
gd db ds
a s C C C C sC
a sC
a sC
a sC g
a s C C g sC g
R
a
R
= + + + =
=
=
= -
æ ö
= + + + = +ç ÷
è ø
=
; 
(2.2.20) 
( )
7 2 2
8 2 2 2 8 8
2
9
2
2
10
1
2
11
1
1
1
1
gd m
gd db ds
a sC g
a s C C g sC g
R
a
R
Ra
R
Ra
R
= +
æ ö
= + + + = +ç ÷
è ø
=
=
= +
; 
(2.2.21) 
( )
( ) ( )
( ) ( ) ( ) ( )
2 1 1 2 1 2 12 4
1 1 12
1 1 1 1
1 1 13 4
2 5 5 5
1 1
2 2
1 1 1 5 1 1 5 1 5 1 1 1 1 5
2
1 1
2 2 22
gd gd m gd gd gd m
b b
gd gd m
gd gd m gd gd m
b b
sC sC g C C C ga ab s sC C
a sC C C
sC sC ga ab a sC g
a sC
s C C g s C C C g s C C C C g C g
b
C C
b sC C
- æ ö æ ö
= = = - = -ç ÷ ç ÷
è ø è ø
-
= - = - +
- - - - - +
= =
= -
; 
(2.2.22) 
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( ) ( )
( ) ( ) ( )( ) ( )
2 2 22 7
3 8 8 8
1 1
2 2
2 2 2 1 8 1 8 2 1 8 2 2 1 8
3
1 1
3 3 32
gd gd m
gd gd m gd gd m
b b
sC sC ga ab a sC g
a sC
s C C g s C C C g s C C C C g C g
b
C C
b sC C
+
= - = - +
+ - - - + -
= =
= +
; 
 
(2.2.23) 
( )
( ) ( )
( ) ( )
1 2 2 1 2 1 23 7
4 4 42
1 1 1 1
5 4 10 3 4 42 10 3 32
5 4 10 3 42 10 32 5 52
gd gd m gd gd gd m
b b
b b b b
b b b b b b
sC sC g C C C ga ab s sC C
a sC C C
b b a b sC C a sC C
b s C a C C a C sC C
+ æ ö æ ö
= = = + = +ç ÷ ç ÷
è ø è ø
= - = + - +
= - + - = +
; 
(2.2.24) 
( ) ( ) ( )
( ) ( )
( ) ( )
6 11 3 9 11 3 32 9 11 3 11 32 9
6 6 62
7 2 10 1 2 22 10 1 12
7 2 10 1 10 12 22 7 72
b b b b
b b
b b b b
b b b b b b
b a b a a sC C a s a C a C a
b sC C
b b a b sC C a sC C
b s C a C a C C sC C
= + = + + = + +
= +
= - = - - -
= - + - = +
; 
(2.2.25) 
( ) ( ) ( )
( ) ( )
( ) ( )
8 11 1 6 11 1 12 6 11 1 6 11 12
8 8 82
9 10 2 3 10 2 1 10 2 1 9
10 11 2 11 2 11 2 10
b b b b
b b
gd gd gd gd b
gd gd b
b a b a a sC C a s a C a a C
b sC C
b a a a a sC sC s a C C sC
b a a a sC s a C sC
= + = - + = + -
= +
= - = - = - =
= = = =
; 
(2.2.26) 
( )
( )
( ) ( ) ( ) ( )
( ) ( )( ) ( )
1 1
8 82 98 9
1010
7 727
1 7 72
2 2
8 9 82 9 10 7 10 72
2 4
1 7 1 72 1 31 2 1
48 9 10 7 82 9 10 72 3 4 3
1
V
b b b
b
b b
b b
V
b b b b b b b b
b b
V
b b b b b b b b
a sCA
sC C sCb b sCb
sC Cb
sC sC C
A
s C C s C C s C C s C C
X X
s C C C C X XsX X XA s Xs C C C C C C C C sX X X s
X
= =
+æ ö
++ç ÷ +è ø
+
=
+ + +
æ ö
-ç ÷+ æ ö+ è ø= = = +ç ÷+ + + + è ø +
3
æ ö
ç ÷
ç ÷
ç ÷
ç ÷ç ÷
è ø
. 
(2.2.27) 
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The frequency domain function can be transformed into the time domain via inverse Laplace 
transform as follows: 
 
( )
4
31 2 4
3 1 3
1
X t
X
V
X X XA t e
X s X X
-æ öæ öç ÷= + -ç ÷ç ÷è øè ø
. 
(2.2.28) 
 
 
 
 
 
(2.2.29) 
 
 
 
The parameters in the above equation are as follows: k is Boltzmann’s constant ( 231.38 10-´  J/K), 
and g is the excess noise coefficient (2/3 for long-channel transistors and may increase to 2 in 
short-channel devices).  
 
Figure 2.1 Output noise versus input frequency (varying drain degeneration resistors) 
 
( )
( ) ( )( )
1 2
2 2 21 2
1 1 2 2
1 22
, 2
4
1 1 ||
4 4
m m
m N m P
o o
ox ox
n in
V
kT g g
g K g K r R r R
WLC f WLC f
kT kT
R R
V
A
g
æ ö
ç ÷+
ç ÷
ç ÷æ ö æ ö
+ + + +ç ÷ç ÷ ç ÷
è ø è øç ÷
ç ÷
+ +ç ÷ç ÷
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Figure 2.2 Output noise versus input frequency (varying supply voltage) 
 
2.2.1 Noise analysis of second-order bandpass filter based on grounded inductor 
Equivalent output means squared noise voltage of the grounded-input voltage cannot be 
derived because it has no output port. Nonetheless, it may be possible if it is connected as a 
bandpass filter, which has both input and output ports. From the classical formula in equation 
(2.25), the open-loop transconductance voltage gain can be derived for every feedback system 
that is a transistor circuit, if the system is composed of separate amplifier and gain stages. The 
closed-loop transfer function can be written as  
 
( )
( ) ( ) ( )
( )
1 V
A s
H s A s
A s sb
= =
+
 
(2.30) 
 
 
(2.2.31) 
Input mean squared noise voltage of a grounded inductor may not be different if the 
feedback amplifier is assumed to be noiseless. However, for the closed-loop transfer function, 
the voltage gain changes considerably. 
 
( ) ( ) ( )( )
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A
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æ öæ ö æ ö
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Figure 2.4 Grounded inductor 
(a) Grounded inductor with complementary input common source 
(b) Noise analysis of high-frequency small-signal equivalent circuit of (a) 
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Figure 2.5 Application of grounded inductor 
(a) second-order bandpass filter with grounded inductor 
(b) Noise analysis of second-order bandpass filter 
 
2.3 Noise simulation of transconductance amplifier capacitor filter 
 
 Noise analysis of a fifth-order Gm-C elliptic low pass filter is redundant because the 
schematic is composed of two floating active inductors. It is unclear whether the floating active 
inductor has lower noise than a single Gm-C amplifier. The simulation results tend towards 
lower output noise than the feedback of the Gm-C amplifier. 
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Figure 2.6 Output noise as a function of drain degeneration resistor of fifth-order Gm-C LPF 
 In figure 2.6, the solid line has the highest output noise of the four values the of 
degeneration resistor, which is the value of output noise at 22 Ω. The 1 Hz flicker noise of this 
degeneration resistor is approximately -100 dB. The dashed line has the lowest output noise at 
a degeneration resistor value of about 29 Ω. The 1 Hz flicker noise of this degeneration resistor 
is approximately -145 dB. It can be observed that the output noise from the fifth-order Gm-C 
LPF is not minimised by the value of the drain degeneration resistor. 
 
2.4 Conclusion 
It is concluded from simulation results of Cadence                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
Spectre  that equivalent output means squared noise voltage is optimized by drain degeneration 
resistor. From insight which is gained from symbolic noise analysis minimum equivalent input 
noise voltage which is multiplied by voltage gain square. It is seen from equation (2.31)  that 
equivalent output noise voltage is minimised if output resistance is minimised. But from 
simulation results, it is concluded that minimum output noise does not come from drain 
degeneration resistor which is 22 W  instead minimum output noise from figure 2.6 receive 
from drain degeneration resistor which is 29 W  
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Chapter 3    High Order Gm-C Filter Design 
 
 Gyrator is an architecture for implementing a grounded active inductor proposed by 
Tellegen [1]. The simplest transconductance amplifiers that can form gyrator loops are 
common source amplifiers, common drain amplifiers, and common gate amplifiers. A gyrator 
loop is a feedback loop where the output voltage of the first transconductance amplifier is input 
to the second transconductance amplifier, and then, the output voltage of the second tran                                                         
sconductance amplifier is fed back to the input of the first transconductance amplifier. The 
proposed circuit adds four additional resistors between the drain terminals of the NMOS and 
PMOS transistors of the transconductance amplifier to increase the impedance gain of the 
active inductor seen in the formula of the symbolic input impedance of the circuit. 
 A passive filter prototype can be designed for use in a continuous- time filter.  The 
problem here, however, is that if the cut-off frequency is low, silicon inductors consume too 
much area. Therefore, active inductors are used to solve this problem. Holmes proposed a low-
pass filter with a sharp cut-off frequency [2]. His paper presents a circuit diagram of a grounded 
gyrator and a semi-floating gyrator of BJT implementation. Later, Nauta proposed his ingenious 
transconductor in 1992 [3]. Nauta’s transconductor is more complicated than basic common 
source amplifiers. Its advantage is that it can source and sink current simultaneously, and thus, 
its output transconductance range is wider than other simpler transconductance amplifiers. 
Moreover, it saves more silicon area for resistor implementation compared to the circuit 
proposed by Holmes. The transconductance can be computed by taking the derivative of the 
output current which flows from the output nodes of the transconductor with respect to the 
input voltage. Other transconductors with very small transconductance were published in 2002 
[7], in addition to grounded active inductors [8] that exhibit improvements in quality factor. 
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3.1 Elliptic LCR prototype 
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Figure 3.1 LCR Prototype 
(a) Elliptic response LCR prototype without floating capacitor 
(b) Elliptic response LCR prototype with floating capacitor 
 
3.1.1 Parameters of fifth-order elliptic Gm-C low-pass filter 
 In this thesis, the elliptic responses are selected based on table A-6 on page 439 of 
reference [1]. The source and load resistors are set to 1 Ω. The original values of the capacitor 
and the inductor can be scaled down according to their formulae 
                                                                                                                                                                                                      
                                                                                                                     ;                                                  
(3.1.1)                           
                                                                                                                                                                                   
                                                                                                                  .                                                      
(3.1.2) 
In table 3.1, the leftmost column shows the original inductance and capacitance values 
to be used with source and load resistors of 1 Ω; the second column, for a cut-off frequency of 
100 MHz; and the third column, for a cut-off frequency of 20 MHz. The values of the passive 
elements in the second and third columns are computed from equations (3.1.1) and (3.1.2) as 
per the original values, the respective cut-off frequencies, and source and load resistors for each 
column.  
( )6
0.70813
2 2 50 100 10
origin
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c S
C
C
f Rp p
= =
´ ´
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0.76630 50
2 2 100 10
origin S
new
c
L R
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´
= =
´
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Table 3.1 Values of the parameters of the fifth-order LCR LPF prototype 
1cw =
radian/second 
100cf = MHz 20cf = MHz 
1R =  50scaleR =  50scaleR =  
1 0.70813C =  F 1 22.54C =  pF 1 112.7023C =  
pF 
2 0.76630L =  H 2 60.98L =  nH 2 304.9010L =  
nH 
2 0.73572C =  F 2 23.419C =  pF 2 117.0934C =  pF 
3 1.12761C =  F 3 35.893C =  pF 3 179.4647C =  pF 
4 0.20138L =  H 4 16.025L =  nH 4 80.1265L =  nH 
4 4.38116C =  F 4 139.46C =  pF 4 697.2832C =  
pF 
5 0.04985C =  F 5 1.5868C =  pF 5 7.9338C =  pF 
 
Table 3.2 Transconductance values of the fifth-order LCR LPF prototype 
 100cf = MHz 20cf = MHz 
GmL2 0.0286 S 0.0128 S 
GmL4 0.0559 S 0.0250 S 
Total 0.0845 S×4 
= 0.338 S 
0.0378 S×4 
= 0.1512 S 
 
 Table 3.2 shows the transconductance values of the fifth-order LPF prototype for cut-of 
frequencies of 100 MHz and 20 MHz, in the second and third columns, respectively. The 
transconductance is computed using the following formula that will be derived in the next 
section. 
12
4
9
100 10 8.1994 10 0.0286 /
2 2 60.98 10
L
m
CG A V
L
-
-
-
´
= ± = = ´ =
´ ´
. 
(3.1.3) 
In the above example, the transconductance is computed for 100LC pF= . If a smaller 
capacitance such as 10LC pF=  is used, the transconductance becomes 
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´ ´
. 
(3.1.4) 
If less capacitive load is used, then the transconductance will be saved.  
Table 3.3 lists the size aspect ratios of the transistors and resistances of the drain 
degeneration resistors that are used to tune the offset voltage at the output node in the circuit 
diagram in figure 3.2. If the output offset voltage is too high, then the input transistor of the 
transconductor in the feedback loop will be cut off because the gate-to-source voltage of the 
input transistor will be less than the threshold voltage. The fifth-order elliptic LPF will then not 
provide the correct magnitude response, unlike the LCR prototype.   
 The reason 1 Ω was chosen for some of the drain degeneration resistors is that it makes 
it easy to design the layout of a circuit that has multiple resistors of the same value. In the 
circuit diagram in figure 3.2, eight of the transistors in the four-stage amplifier were chosen to 
have equal values.  Then, the eight transistors in the four-stage amplifier in the feedback loop 
were assumed to be equal to 1 Ω. With this, unfortunately, some of the transistors in the 
feedback loop are cut off. The only way to solve this problem is to tune all the eight resistors 
in the feedback loop to a value hoping that all the transistors will operate in the saturation 
region. Fortunately, after determining how the offset voltage changes per unit change in the 
resistance of the feedback loop, I found that    
 
R1
R2
R3
R4
LC
M5
M6
R5
R6
R7
R8
LC
1M
2M
3M
4M
11M
10M
13M
13R
14R
14M
outV
11R
12R
15M
16M
15R
16R
9M
12M
9R
10R
50LR = W
inV 3C
1C
5C
2C 4C
SR
DDVDDV
SSV SSV
DDV DDV
SSV
7M
8M
 
Figure 3.2 Circuit diagram of a fifth-order elliptic Gm-C filter 
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Table 3.3 Aspect ratios and resistor values of CCSDDR transconductor 
Aspect Ratio Aspect Ratio Resistor Resistor 
1
12
0.18
W
L
æ ö =ç ÷
è ø
µm 
11
12
0.18
W
L
æ ö =ç ÷
è ø
µm 1 1R = W  9 1R = W  
2
50
0.18
W
L
æ ö =ç ÷
è ø
µm 
12
50
0.18
W
L
æ ö =ç ÷
è ø
µm 2 1R = W  10 1R = W  
3
12
0.18
W
L
æ ö =ç ÷
è ø
µm 
13
12
0.18
W
L
æ ö =ç ÷
è ø
µm 3 1R = W  11 1R = W  
4
50
0.18
W
L
æ ö =ç ÷
è ø
µm 
14
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0.18
W
L
æ ö =ç ÷
è ø
µm 4 1R = W  12 1R = W  
5
12
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W
L
æ ö =ç ÷
è ø
µm 
15
12
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W
L
æ ö =ç ÷
è ø
µm 5 25.05R = W  13 25.05R = W  
6
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W
L
æ ö =ç ÷
è ø
µm 
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W
L
æ ö =ç ÷
è ø
µm 6 25.05R = W  14 25.05R = W  
7
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W
L
æ ö =ç ÷
è ø
µm 
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0.18
W
L
æ ö =ç ÷
è ø
µm 7 25.05R = W  15 25.05R = W  
8
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W
L
æ ö =ç ÷
è ø
µm 
18
50
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W
L
æ ö =ç ÷
è ø
µm 8 25.05R = W  16 25.05R = W  
 
  
 
3.1.2 Parameters of tenth-order elliptic Gm-C low-pass filter 
 
 A high-order elliptic Gm-C filter offers better magnitude response attenuation; hence, 
a tenth-order elliptic Gm-C filter was also investigated. The tenth-order elliptic Gm-C low pass 
filter is the highest-order LPF in table 3.4. In addition, the issue of whether the dynamic range 
of high-order filters is better than low-order filters is also investigated. 
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3.2 Floating active inductor architecture 
 
 The floating active inductor architecture is composed of four transconductors, as shown 
in figure 3.3. In the equivalent circuit, figure 3.3 (b), the transconductors from figure 3.3 (a) are 
replaced with voltage-controlled current sources, thereby isolating the input and output nodes 
of each transconductor.  It can be seen that the floating active inductor architecture looks 
something like parallel of ground inductor which share the same capacitive load.  
 
Table 3.4 Values of the parameters of the tenth-order LCR LPF prototype 
1cw = rad/second 100cf = MHz 20cf = MHz 
1R =  50scaleR =  100scaleR =  
1 1.07857C = F 1 34.332C = pF 1 85.83C = pF 
2 1.47977L = H 2 0.11776L = µH 2 1.177L = µH 
2 0.03516C = F 2 1.1192C = pF 2 2.7979C = pF 
3 1.81552C =  F 3 57.790C = pF 3 144.47C = pF 
4 1.61465L =  H 4 0.12849L = µH 4 1.2849L = µH 
4 0.12563C =  F 4 3.9989C = pF 4 9.9973C = pF 
5 1.69286C =  F 5 53.885C = pF 5 134.71C = pF 
6 1.66661L =  H 6 0.13262L = µH 6 1.3262L = µH 
6 0.14673C = F 6 4.6706C = pF 6 11.676C = pF 
7 1.63110C = F 7 51.920C = pF 7 129.80C = pF 
8 1.80819L = H 8 0.14389L = µH 8 1.4389L = µH 
8 0.07224C F=  8 2.2995C = pF 8 5.7487C = pF 
9 1.46428C =  F 9 46.609C = pF 9 116.52C = pF 
10 1.11311L = H 10 88.578L = nH 10 0.88578L = µH 
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Table 3.5 Transconductance values of the tenth-order LCR LPF prototype 
GmL2 0.0206 S 0.0065 S 
GmL4 0.0197 S 0.0062 S 
GmL6 0.0194 S 0.0061 S 
GmL8 0.0186 S 0.0059 S 
GmL10 0.0238 S 0.0075 S 
Total 0.1021 S×4 
= 0.4084 S 
0.0322 S×4 
= 0.1288 S 
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Figure 3.3 Floating active inductor architecture 
(a) Block diagram of floating active inductor architecture; 
(b) Equivalent circuit of floating active inductor architecture  
 
 There are three nodes in the architecture of floating active inductor which are V1, V2 
and V3. The negative Gm is the special case of floating active inductor which can be shown by 
four voltage controlled current sources which flow into node because positive Gm means 
something like current flow out of nodes. Input impedance can be derived by inject voltage 
signal source which is shown in figure 3.3 (b). Input current signal flow out from node V2 
through node V1 which means current signal flow from positive voltage signal sourec through 
negative voltage signal source. Let’s KCL all three node in circuit diagram of figure 3.3 (b) 
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(3.2.3) 
Substitute equation (3.2.3) into (3.2.1) as follows 
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(3.2.4) 
Substitute equation (3.2.4) into equation (3.2.5) 
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(3.2.5) 
 
 In order for deriving the input impedance of floating input inductor with ideal Gm, it 
is determined by finding the ratio of V2-V1 and Iin by minus equation (3.2.5) with (3.2.6). 
Before this step, let’s substitute equation (3.2.5) into (3.2.4) as follows 
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(3.2.6) 
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(3.2.7)                                
If all small signal transconductance in equation (3.2.7) are equal, i.e. gm1,gm2,gm3 and gm4 , the 
equation (3.2.7) can be simplified as follows 
( ) ( ) ( ) ( )1 12 1 2 1
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(3.2.8) 
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Figure 3.4                  
(a) Block diagram of floating active inductor architecture 
(b) Circuit diagram of floating active inductor architecture 
 
 A block diagram of the floating active inductor block diagram is shown in figure 3.4 (a). 
Figure 3.4 (b) shows the circuit diagram of the floating active inductor architecture, where the 
transconductors from figure 3.4 (a) are replaced by transconductance amplifiers. This proposed 
circuit is similar to Nauta’s transcondutance amplifier, except the addition of drain degeneration 
resistors for tuning the offset voltage and the voltage and power gains. 
 
3.3 Simulation results of the fifth- and tenth-order elliptic Gm-C low-pass filters 
 Owing to the complexity in designing the layout problem of the drain degeneration 
resistors for the first version of the transconductor that has at least four different resistance 
values, they were limited to 1 Ω in the amplifier path of the circuit. In the feedback path, 
however, the drain degeneration resistors are used to tune offset voltage of the transconductor, 
so that the transistor does not operate in the triode region. Simulation results focusing on the 
attenuation in the magnitude response is superior to the first version of the floating active 
inductor [1]. The fifth-order elliptic Gm-C LPF is designed to have a cut-off frequency of about 
100 MHz; however, the simulation results indicate otherwise: the cut-off frequency dropped to 
21.88 MHz due to high-frequency small-signal parasitic capacitances. The DC gain remained 
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constant at 1.005 dB before it was dropped to -3 dB at the cut-off frequency of 21.88 MHz.  It 
was dropping until 446. 7 MHz, where the response is at its lowest at - 70.2 dB. Then, the 
magnitude response gradually rises by 30 dB.  
 
Figure 3.5 Magnitude response of fifth-order elliptic Gm-C LPF 
 
 
Figure 3.6 Magnitude responses of fifth- and tenth-order elliptic Gm-C LPFs 
 
 
Figure 3.7 Voltage gain and power gain magnitude responses 
of fifth- and tenth-order elliptic Gm-C LPFs 
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 Figure 3.7 shows the voltage and power magnitude responses of both fifth-  and tenth-
order elliptic Gm-C LPFs. The cut-off frequency of the tenth-order LPF is 22.91 MHz and it 
has a roll-off of -60 dB/decade. Beyond 200 MHz, the roll-off becomes steeper, to about -100 
dB/decade. The magnitude response reaches its first minimum at -171.9 dB at a frequency of 
467.7 MHz. Then, the magnitude response rises because of zero frequency, and subsequently 
decreases again until reaching its second minimum at -180.3 dB at 512.9 MHz. This follows a 
rise in the response where it encounters a second zero frequency, which then follows a third 
minimum at -184.6 dB at 645.7 MHz. Thus, the oscillatory response continues as such with 
increase in frequency and rising on zeroes, and then falling to minima.  
 
 
Figure 3.8 Noise figure of fifth-order elliptic Gm-C LPF 
 
 
Figure 3.9 Noise figure of fifth- and tenth-order elliptic Gm-C LPFs 
 
 Figure 3.9 shows that the noise figure magnitude response of the tenth-order elliptic 
Gm-C LPF decreases gradually at 1 MHz from a noise figure (NF)  of 20.91 dBm to 16.8 dBm 
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at 16. 6 MHz. After that, the NF rises to its first maximum of 174. 4 dBm at 467.7 MHz. 
Subsequently, it parabolically decreases, and then rises again to a second maximum NF of 
182.8 dBm at 512.9 MHz.  This oscillatory nature of the NF response continues for higher 
frequencies. The figure also shows the NF magnitude response of the fifth-order elliptic Gm-C 
LPF, which decreases gradually at 1 MHz from an NF of 25.68 dBm, and then increases, 
reaching a maximum NF of 65.56 dBm at 446.7 MHz. Afterwards, the NF seemingly gradually 
decreases at higher frequencies for the 5th order Gm-C LPF. 
 
3.4 Dynamic range trade-off 
3.4.1 Power consumption trade-off with dynamic range 
 
 Current consumption is the variable to optimise the dynamic range by changing the 
aspect ratios of the transistors in the fifth-order Gm-C filter schematic twice. The total current 
consumption in all the branches of current in the schematics is 0.21 A, showing a two-fold 
increase in the current of one with different transistor aspect ratios. The equivalent output noise 
voltage of the one with a total current consumption of 0.35 A can be seen from the figure 2.10 
to be 10-5 V/ Hz , from which it gradually decreases with a roll-off of -103 dB/decade. In 
comparison, the one with the total current consumption of 0.21 A has a lower equivalent output 
noise voltage. Therefore, less current corresponds to less equivalent output noise voltage.  
 
Figure 3.10 Equivalent output noise voltage at current consumptions 0.21 A and 0.35 A 
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Figure 3.11 Equivalent output noise voltage at source impedance of 50 Ω 
 
Figure 3.12 Equivalent output noise voltage at source impedances of 50 Ω and 1 MΩ 
  
The equivalent output noise voltage at source impedance of 50 Ω gradually decreases 
with an almost constant slope in the logarithmic scale from 10 µV/ Hz  at 1 Hz to less than 1 
nV/ Hz  at 100 MHz.  
 
3.4.2 Capacitor layout area tradeoff with dynamic range 
 
 From figure 3.12, the dynamic range of the fifth-order Gm-C LPF is different when the 
source impedances is swept from 50 W  and 1 MW . In addition, the output noise at 1 MW  is 
higher than that at a source impedance of 50 W  for frequencies higher than 10 MHz. Therefore, 
due to higher output noise, the dynamic range of the fifth- order Gm-C LPF at a source 
impedance of 1 MW  is lower than that at 50 Ω.  
 On the other hand, despite the lower dynamic range, higher source impedance has an 
advantage in that it requires a smaller capacitor layout area.  
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Figure 3.13 Total Harmonic Distortion (%) versus input Amplitude (dBm) of  
5th order Gm-C elliptic LPF 
 
Figure 3.14 Equivalent Output Noise voltage versus input frequency of 
5th order Gm-C elliptic LPF 
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3.6 Conclusion 
 From comparing the filter tables, the total passive capacitance of the tenth-order LCR 
prototype is higher than that of the fifth-order LCR prototype by 13.5%. The impedance scaling 
and cut-off frequency scaling causes the total capacitance of the tenth-order Gm-C LPF to be 
higher than that of the fifth-order Gm-C LPF by approximately 15% . The transconductance of 
the tenth-order Gm-C LPF is higher than that of the fifth-order Gm-C filter by approximately 
12%.  
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Chapter 4   High-order Notch Filter Design 
 
4.1 Introduction 
 
 Notch filter, or a band elimination filter, can be integrated with a low-noise amplifier, 
a programmable gain amplifier, or a low- pass filter, cascaded with an analogue- to- digital 
converter to make a bio-signal acquisition system such as an LSI chip. Brain-machine interface 
is a subject which is related with brain and machine. By connecting the brain with a computer 
by attaching electrodes to a person’s head, the brain’s signals can be decoded with a computer. 
Then, the computer commands are translated to control a machine. However, this chapter is 
not interested in notch filters that are used to reduce noise or eliminate interference so that brain 
signals can be decoded more correctly. The first paper which is published about this subject 
may be by Bocter [1], called second-order high-pass notch filter. 
 Another application of the notch filter is the removal of powerline noise from 
biomedical signals in the frequency range of 50–60 Hz; for reference, electroencephalogram 
( EEG)  signals have frequencies in the range of 1– 40 Hz. Qian [2] published the 
transconductance curve in the frequency domain. Its transconductance can be tuned by tuning 
the bias voltage of the current source. Hence, deriving the transfer function of transconductance 
as a function of frequency may be useful to see when transconductance drops due to the first 
dominant pole frequency, so that the range of useful transconductance values can be known. 
Lee [3] designed and modelled a fifth- order Gm-C Butterworth filter for low- frequency 
applications, such as a portable electrocardiogram (ECG) . The filter consumed only 453 nW, 
and all transistors operated in moderate inversion. The dynamic range of the first filter is 50 
dB.  
 In this chapter, a sixth-order LCR notch filter prototype is reviewed in section 4.2. It can 
be used by substitute floating active inductor into the passive inductor by employing the well-
known formula of inductance which is a function of transconductance amplifier and capacitor. 
In section 4.3, second- , fourth- , and sixth-order notch filters in cascade, based on active RC 
biquadratic filters, or Twin-T circuits are reviewed. In section 4.4, the simulation results of 
section 4. 3 are presented. Section 4. 5 proposes a second- order notch filter based on a 
modification in the Twin-T block diagram for the first time. In addition, it discusses a fully 
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differential OTA, and a single-ended two-stage operational amplifier. Finally, in section 4.6, 
the simulation results of the block diagram in section 4.5 are presented.  
 
4.2 Sixth-order LCR notch filter prototype  
4.2.1 Basic transformation from LPF to notch filter 
 It is well known from textbooks [6] that passive LPF prototypes can be transformed to 
a notch or any other band-stop filter by recognising that inductors can be transformed into 
parallel floating inductors with floating capacitors, and capacitors can be transformed into 
series floating inductors with floating capacitors per the following formulae. 
                                                          
                                                                                                                ;                                                           (4.2.1) 
 
 
Where Lp is the parallel inductance, Ls is the series inductance, L is the inductance before 
transformation, Cp is the parallel capacitance, Cs is the series capacitance, C is the capacitance 
before transformation, B is the bandwidth, and ω0 is the notch angular cut-off frequency.  
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Figure 4.1 Architectures of high-order notch filters 
 (a) Butterworth third-order LPF prototype; (b) Butterworth sixth-order notch prototype;  
(c) Elliptic third-order LPF prototype; (d) Elliptic sixth-order notch prototype 
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 It may be necessary to use the basic transformation from an LPF prototype to a notch 
prototype, as it creates a high-order notch filter without requiring cascade filters. Figure 4.1 
shows four different architectures of high-order notch filters. Figure 4.1 (b) shows a 
Butterworth sixth-order notch filter prototype that resulted from the transformation of the 
Butterworth third-order LPF prototype in (a); it uses three floating active inductors. Similarly, 
figure 4.1 (d) shows an elliptic sixth-order notch filter prototype that resulted from the 
transformation of the elliptic third-order LPF prototype in (c); it uses four floating active 
inductors. The filter parameter calculations in table 4.1 shows that using low source impedance 
allows the design of a high-order notch filter with low capacitance.  
 
Table 4.1 Sixth-order notch filter table computed from basic transformation formula 
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4.3 Sixth-order notch filter based on Twin-T circuit block diagram 
 
 There are many well-known schematics of the operational amplifier which are used in 
architectures or block diagram of 2nd order notch filter such as telescopic amplifier which 
composes of nine transistors without voltage reference circuit.  Its differential amplifier 
connects in series with common-gate amplifier and it is loaded with  active load.   The folded-
cascode amplifier which composes of eleven transistors.  Its differential amplifier connects in 
series with active load.  The same node of differential amplifier also connects in series with 
common gate amplifier.  Output of common gate amplifier connects in series with cascode 
active loads. There are additional amplifiers which are not used in this thesis such as two-stage 
amplifier, rail-to-rail folded-cascode amplifier, and rail-to-rail two-stage amplifier. The folded-
cascode amplifier was chosen to replace the amplifier block in the diagram in figure 4.2 to 
implement a second-order notch transfer function. It is chosen because it has less offset output 
voltage compared to the single-stage telescopic amplifier which consumes less current. The 
second- order notch transfer function can be written as follows [8]. The sixth- order notch 
transfer function can be implemented by cascading two second-order notch transfer function 
blocks. Its block diagram is shown in figure 4.3. The simulation result of magnitude response, 
and the equivalent output noise voltage, are shown in figures 3.4 and 3.5, respectively, they 
were simulated and plotted by the software which is called Cadence Spectre, for second- , 
fourth- , and sixth-order notch filters.  But the graph is imported and replotted by MATLAB 
which looks better in label which describes what are the line which shows the order of the filter.  
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Figure 4.2  
(a) block diagram of second-order notch filter 
(b) folded-cascode amplifier based on second-order notch filter 
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Figure 4.3 nth-order notch filter cascade block diagram 
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Figure 4.4 Second-, fourth-, and sixth-order notch filter magnitude response 
 
Figure 4.5 Equivalent output noise response of sixth-order notch filter 
 
Table 4.2   Sizes of the transistors, and other passive parameters in the folded-cascode circuit 
diagram in figure 4.2 (b) 
All L = 0.18 µm 50biasR = W  
M1, M2, M3 = 0.22 µm 
2 50biasR = W  
M4, M5, M6 = 50 µm  1 2 3.183R R= = MΩ 
M7,M8,M9 = 50 µm 
3 1.5915R = MΩ 
M10, M11, M12, M13  
= 0.22 µm 
1 2 1C C= = nF 
 
3 2C =  nF 
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4.3.1 The procedure for eliminate variable for each column 
  
The methodology to derive the transfer function usually iterative in the sense that 
eliminate each variable in other equation in the system of equation by writing the node variable 
in the first equation as a starting point then eliminate other variable in the other equation until 
there are only two variables left in the last equation. So that one can derive the ratio of the 
voltage transfer function. The procedure of deriving the transfer function is to count written as 
a step as follows. 
 
・	The first step is to count how many nodes in the circuit diagram without equivalent circuit 
of the transistor. 
・	The second step is to substitute high frequency equivalent circuit into the circuit diagram. 
・	The third step is to add one node for each transistor in the circuit diagram if it is BJT 
transistor as a result of the additional element which is called base spreading resistor. Then, 
let’s add nothing to the total of the circuit diagram if it is MOSFET. 
・	The fourth step is to write KCL according to circuit diagram. Let’s answer how many 
equations do you need to write KCL for each circuit diagram. The input node usually does 
not count if it is the voltage transfer function.  
・	The fifth step is to write the system of equation as a matrix to see how many coefficients 
do you have for each circuit diagram. Then, you can approximate how many step do you 
need to eliminate variables for each column except the start row of equation. 
・	The sixth step is to write a function of the first node variable in the first equation or the 
first-row equation as a function of another node variable. 
・	The seventh step is to substitute the first variable from the first equation into the second 
equation in the matrix if the second-row equation is not zero. If it is zero, let’s substitute 
that variable into other row equation. 
・	The eight step is to group the coefficients which have the same node voltage with all the 
variables is situated in thee left hand side of the equation. But if it is the problem of an 
input impedance, please put the input current or output current in the right-hand side of 
the equation.  
・	The ninth step is to substitute the second variable from the second equation into the next 
equation in the matrix. Then, go back to do the same thing in eight step and jump to the 
next step. 
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・	The next step is to substitute the (n-1)th variable which should be the variable before the 
last variable from the equation before the last equation into the last equation in the matrix. 
Then, go back to do the same thing in eight step. 
・	The eleventh step. Do the same thing like the sixth step but do it with the second row of 
the equation.  
・	The twelve step is to substitute the second variable in the second column to eliminate the 
second variable in the first row. Then, eliminate other variable in the other row of 
equations until no variable left in the second column except the start equation or the 
second variable. 
・	The thirteen step do the same thing like the sixth step but do it with the next row of the 
equation. 
・	The fourteen step is to substitute the (n-1) variable in the (n-1) column to eliminate the (n-
1) variable in the first row. Then, eliminate other variable in the other row of equation 
until no variable left in the (n-1) column except the start equation or the (n-1)th variable.   
   
4.3.2 The procedure for polynomial form 
 
The procedure for polynomial form is necessary for the understanding of what it is 
necessary to do as a step in the derivation so that the polynomial equation can be used to plot 
graph with basic programming with 0.5 micron level1 transistor model. The step are as follows 
The first step. If numerator polynomial and denominator polynomial is known with correct 
coefficients it is useful to derive the polynomial form of the transfer function. The second step 
If the problem is the addition of the first polynomial ratio with the nth polynomial ratio. Then, 
the numerator of the first polynomial must be multiplied with the denominator of the second 
polynomial ratio. Then, addition with the numerator of the second polynomial which is 
multiplied with the denominator of the first polynomial ratio. Then all of the polynomial which 
is called the new numerator polynomial will be divided with the multiplication of the first and 
second denominator polynomial. There are many steps which look similar to this methodology 
in the polynomial form process. But with this understanding which was described, it should be 
easy to derive, even though, it looks laborious for more complex polynomial form because the 
order of the polynomial is increased exponential with a number of the equation which is written 
from the circuit diagram. 
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4.3.3 Cascode Folded Cascode Amplifier DC gain  
 
This type of amplifier is an additional contribution of this thesis. It is novel in that it 
combines cascode amplifier with folded cascode amplifier. DC gain of unity gain buffer based 
on this type of amplifier is analysed in this section. By substituting low-frequency equivalent 
circuit into figure 4.6. DC gain is derived by performing KCL and eliminate variable with the 
same column until there is only one variable left in each column. Let perform eliminate 
column from the first column on the left-hand side of the system of equation or matrix. Then, 
eliminate a variable in the second column until the column before the last column. The 
variable in the first column should be Vin and the variable in the last column should be Vout.  
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Figure 4.6 Cascode common gate amplifier 
(a) Open Loop  (b) Closed-loop 
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Figure 4.7 Cascode Common gate amplifier low frequency equivalent circuit 
The proposed cascode folded cascode amplifier DC gain can be derived as follows. 
 
By performing Kirchhoff’s current law at node VS1, it can be written as follows 
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(4.3.1) 
By performing Kirchhoff’s current law at node VD1, it can be written as follows 
 
( ) ( ) ( ) ( ) ( )
( ) ( )
( )
( )
3 1 3 1 3 1 3 1 1 1 1 1
1 1 3 3 3 1 3 3 1 1 1
1 1 2 3 3 1 3
2 3 3 3 1
3 1 1
0 0
0
0
m D mb D D D ds m in S D S ds
in m D m mb ds ds D ds S m ds
in m D D ds S
m mb ds ds
m ds
g V g V V V g g V V V V g
V g V g g g g V g V g g
V g V a V g V a
a g g g g
a g g
- + - + - = - + -
- - + + + + + + =
- - + + =
= + + +
= +
 
(4.3.2) 
By performing Kirchhoff’s current law at node VD2, it can be written as follows 
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(4.3.3) 
 
By performing Kirchhoff’s current law at node VD3, it can be written as follows 
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(4.3.4) 
       By performing Kirchhoff’s current law at node VD4, it can be written as follows 
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(4.3.5) 
By performing Kirchhoff’s current law at node VD12, it can be written as follows 
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(4.3.6) 
By performing Kirchhoff’s current law at node Vout, it can be written as follows 
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(4.3.7) 
The system of equations can be written in matrix form. 
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(4.3.8) 
Substitute equations (4.3.1) into (4.3.2) to eliminate variable Vin 
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(4.3.9) 
The system of equations should be update coefficient for next column. 
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(4.3.10) 
Substitute equations (4.3.9) into (4.3.1) to eliminate variable VS1  
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g V V a V g V g
V a V g V g
g V a V g V g
a
a a g a g ag V V g V g V
a a a
g V V a V a V a
a aa
- + + =
+ +æ ö
+ + + =ç ÷
è ø
æ ö æ ö æ ö
+ + + + + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
= 2 1 3 11 18 2 19
15 15 15
, ,ds dsds ds
g a g ag a g a
a a a
æ ö æ ö æ ö
+ = + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.11) 
Substitute equations (4.3.9) into (4.3.3) to eliminate variable VS1  
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( )
2 4 4 4 1 5
1 16 2 2 3 3
2 4 4 4 5
15
16 5 2 5 3 5
1 2 4 3 4 4
15 15 15
1 20 2 21 3 22 4 4
2 21 3 22 4 4
1
2
0
0
0
0
D D ds S
D D ds D ds
D D ds
ds ds
D D D D ds
D D D D ds
D D D ds
D
V a V g V a
V a V g V g
V a V g a
a
a a g a g aV V a V V g
a a a
V a V a V a V g
V a V a V gV
a
- + + =
+ +æ ö
- + - =ç ÷
è ø
æ ö æ ö æ ö
- - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
- - - + =
- - +
=
0
16 5 2 5 3 5
20 21 4 22
15 15 15
, ,ds dsa a g a g aa a a a
a a a
æ ö
ç ÷
è ø
æ ö æ ö æ ö
= = + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.12) 
The system of equations should be update coefficient for next column. 
1 17 18 19
115 16 2 3
120 21 22 4
26 7 8
39 10 9 11
411 12
1213 14
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0 0
0
0 0 0 0
0
0 0 0 0 0 0
0
0 0 0 0 0 0
0
inm
Sds ds
Dds
D
Dm ds
D
D
out
Vg a a a
Va a g g
Va a a g
Va a a
Va a g g
Va a
Va a
V
é ùé ù
éê úê ú
ê úê ú
ê úê ú- - -
ê úê ú
- - ê úê ú =ê úê ú- -
ê úê ú
- ê úê ú
ê úê ú- ê úê ú ëê úê úë û ë û
ù
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê úû
 
(4.3.13) 
Substitute equation (4.3.12) into (4.3.11) to eliminate variable VD1  
1 1 17 2 18 3 19
2 21 3 22 4 4
1 17 2 18 3 19
20
21 17 22 17 4 17
1 2 18 3 19 4
20 20 20
1 2 23 3 24 4 25
21
23 18
0
0
0
0
m in D D D
D D D ds
m in D D
ds
m in D D D
m in D D D
g V V a V a V a
V a V a V gg V a V a V a
a
a a a a g ag V V a V a V
a a a
g V V a V a V a
aa a
+ + + =
æ ö- - +
+ + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
= - 17 22 17 4 1724 19 25
20 20 20
, , dsa a a g aa a a
a a a
æ ö æ ö æ ö
= - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.14) 
Substitute equations (4.3.12) into (4.3.9) to eliminate variable VD1  
( )
( )
1 15 1 16 2 2 3 3
2 21 3 22 4 4
1 15 16 2 2 3 3
20
21 16 22 16 4 16
1 15 2 2 3 3 4
20 20 20
1 15 2 26 3 27 4 28
26
0
0
0
0
S D D ds D ds
D D D ds
S D ds D ds
ds
S D ds D ds D
S D D D
V a V a V g V g
V a V a V gV a a V g V g
a
a a a a g aV a V g V g V
a a a
V a V a V a V a
a g
+ + + =
æ ö- - +
+ + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
= 21 16 22 16 4 162 27 3 28
20 20 20
, , dsds ds
a a a a g aa g a
a a a
æ ö æ ö æ ö
- = - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.15) 
 
Substitute equations (4.3.12) into (4.3.4) to eliminate variable VD1  
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1 6 3 7 12 8
2 21 3 22 4 4
6 3 7 12 8
20
21 6 22 6 4 6
2 3 7 4 12 8
20 20 20
2 29 3 30 4 31 12 8
3 30 4 31 12 8
2
29
0
0
0
0
D D D
D D D ds
D D
ds
D D D D
D D D D
D D D
D
V a V a V a
V a V a V g a V a V a
a
a a a a g aV V a V V a
a a a
V a V a V a V a
V a V a V aV
a
a
- + - =
æ ö- - +
- + - =ç ÷
è ø
æ ö æ ö æ ö
+ + + - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + - =
æ ö+ -
= -ç ÷
è ø
21 6 22 6 4 6
29 30 7 31
20 20 20
, , dsa a a a g aa a a
a a a
æ ö æ ö æ ö
= = + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.16) 
The system of equations should be update coefficient for next column. 
1 23 24 25
115 26 27 28
120 21 22 4
229 30 31 8
39 10 9 11
411 12
1213 14
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0 0 0
0
0 0 0 0 0 0
0
inm
S
Dds
D
Dm ds
D
D
out
Vg a a a
Va a a a
Va a a g
Va a a a
Va a g g
Va a
Va a
V
é ùé ù
éê úê ú
ê úê ú
ê úê ú- - -
ê úê ú
- ê úê ú =ê úê ú- -
ê úê ú
- ê úê ú
ê úê ú- ê úê ú
ê úê úë û ë û
ù
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê úë û
 
(4.3.17) 
Substitute equation (4.3.6) into (4.3.14) to eliminate variable VD2  
1 2 23 3 24 4 25
3 30 4 31 12 8
1 23 3 24 4 25
29
30 23 31 23 8 23
1 3 24 4 25 12
29 29 29
1 3 32 4 33 12 34
30 2
32 24
0
0
0
0
m in D D D
D D D
m in D D
m in D D D
m in D D D
g V V a V a V a
V a V a V ag V a V a V a
a
a a a a a ag V V a V a V
a a a
g V V a V a V a
a aa a
+ + + =
æ ö+ -
- + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
= - 3 31 23 8 2333 25 34
29 29 29
, ,a a a aa a a
a a a
æ ö æ ö æ ö
= - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.18) 
Substitute equation (4.3.16) into (4.3.15) to eliminate variable VD2  
1 15 2 26 3 27 4 28
3 30 4 31 12 8
1 15 26 3 27 4 28
29
30 26 31 26 8 26
1 15 3 27 4 28 12
29 29 29
1 15 3 35 4 36 12 37
30 26
35
0
0
0
0
S D D D
D D D
S D D
S D D D
S D D D
V a V a V a V a
V a V a V aV a a V a V a
a
a a a a a aV a V a V a V
a a a
V a V a V a V a
a aa
+ + + =
æ ö+ -
- + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + + - + + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
= - 31 26 8 2627 36 28 37
29 29 29
, ,a a a aa a a a
a a a
æ ö æ ö æ ö
+ = - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.19) 
 Substitute equation (4.3.16) into (4.3.12) to eliminate variable VD2  
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1 20 2 21 3 22 4 4
3 30 4 31 12 8
1 20 21 3 22 4 4
29
30 21 31 21 8 21
1 20 3 22 4 4 12
29 29 29
1 20 3 38 4 39 12 40
3
38
0
0
0
0
D D D D ds
D D D
D D D ds
D D D ds D
D D D D
V a V a V a V g
V a V a V aV a a V a V g
a
a a a a a aV a V a V g V
a a a
V a V a V a V a
aa
- - - + =
æ ö+ -
- + - + =ç ÷
è ø
æ ö æ ö æ ö
- + - + + - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
- + + - =
= 0 21 31 21 8 2122 39 4 40
29 29 29
, ,ds
a a a a aa a g a
a a a
æ ö æ ö æ ö
- = + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.20) 
 
Substitute equation (4.3.16) into (4.3.9) to eliminate variable VD2  
2 9 4 10 12 9 11
3 30 4 31 12 8
9 4 10 12 9 11
29
30 9 31 9 8 9
3 4 10 12 9 11
29 29 29
3 41 4 42 12 43 11
3
0
0
0
0
D D D m out ds
D D D
D D m out ds
D D D m out ds
D D D out ds
D
V a V a V g V g
V a V a V a a V a V g V g
a
a a a a a aV V a V g V g
a a a
V a V a V a V g
V
- + + - =
æ ö+ -
+ + - =ç ÷
è ø
æ ö æ ö æ ö
+ + + - - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + - =
4 42 12 43 11
41
30 9 31 9 8 9
41 42 10 43 9
29 29 29
, ,
D D out ds
m
V a V a V g
a
a a a a a aa a a a g
a a a
æ ö+ -
= -ç ÷
è ø
æ ö æ ö æ ö
= = + = -ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.21) 
The system of equations should be update coefficient for next column. 
1 32 33 34
115 35 36 37
138 39 40
230 31 8
342 43 11
411 12
1213 1
20
29
4
4
1
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0 0 0
0
0 0 0 0 0 0
0
inm
S
D
D
Dds
D
D
out
Vg a a a
Va a a a
Va a a
Va a a
Va a g
Va a
Va a
V
a
a
a
é ùé ù
éê úê ú- ê úê ú
ê úê ú-
ê úê ú
- ê úê ú =ê úê ú-
ê úê ú
- ê úê ú
ê úê ú- ê úê ú
-
ëê úê úë û ë û
ù
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê úû
 
(4.3.22) 
Substitute equation (4.3.21) into (4.3.18) to eliminate variable VD3  
1 3 32 4 33 12 34
4 42 12 43 11
1 32 4 33 12 34
41
42 32 43 32 11 32
1 4 33 12 34
41 41 41
1 4 44 12 45 46
4
0
0
0
0
m in D D D
D D out ds
m in D D
ds
m in D D out
m in D D out
g V V a V a V a
V a V a V gg V a V a V a
a
a a a a g ag V V a V a V
a a a
g V V a V a V a
a
+ + + =
æ ö+ -
- + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
42 32 43 32 11 32
4 33 45 34 46
41 41 41
, , dsa a a a g aa a a a
a a a
æ ö æ ö æ ö
= - = - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.23) 
Substitute equation (4.3.21) into (4.3.19)) to eliminate variable VD3  
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1 15 3 35 4 36 12 37
4 42 12 43 11
1 15 35 4 36 12 37
41
42 35 43 35 11 35
1 15 4 36 12 37
41 41 41
1 15 4 47 12 48 49
4
0
0
0
0
S D D D
D D out ds
S D D
ds
S D D out
S D D out
V a V a V a V a
V a V a V gV a a V a V a
a
a a a a g aV a V a V a V
a a a
V a V a V a V a
a
+ + + =
æ ö+ -
- + + =ç ÷
è ø
æ ö æ ö æ ö
+ - + - + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ + + =
42 35 43 35 11 35
7 36 48 37 49
41 41 41
, , dsa a a a g aa a a a
a a a
æ ö æ ö æ ö
= - = - =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.24) 
Substitute equation (4.3.21) into (4.3.20) to eliminate variable VD3  
1 20 3 38 4 39 12 40
4 42 12 43 11
1 20 38 4 39 12 40
41
42 38 43 38
1 20 4 39 12 40
41 41
1 20 4 50 12 51
42 38
50 39 51
41
0
0
0
0
,
D D D D
D D out ds
D D D
D D D
D D D
V a V a V a V a
V a V a V gV a a V a V a
a
a a a aV a V a V a
a a
V a V a V a
a aa a a
a
- + + - =
æ ö+ -
- - + - =ç ÷
è ø
æ ö æ ö
- + - - + =ç ÷ ç ÷
è ø è ø
- + - =
æ ö
= - =ç ÷
è ø
43 38
40
41
a a a
a
æ ö
+ç ÷
è ø
 
(4.3.25) 
Substitute equation (4.3.21) into (4.3.16) to eliminate variable VD3  
2 29 3 30 4 31 12 8
4 42 12 43 11
2 29 30 4 31 12 8
41
42 30 11 30 11 30
2 29 4 31 12 8
41 41 41
2 29 4 52 12 53 54
52
0
0
0
0
D D D D
D D out ds
D D D
ds ds
D D D out
D D D out
V a V a V a V a
V a V a V gV a a V a V a
a
a a g a g aV a V a V a V
a a a
V a V a V a V a
a
+ + - =
æ ö+ -
- + - =ç ÷
è ø
æ ö æ ö æ ö
+ - - + + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
+ - + =
42 30 11 30 11 30
31 53 8 54
41 41 41
, ,ds dsa a g a g aa a a a
a a a
æ ö æ ö æ ö
= - = + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
 
(4.3.26) 
Substitute equation (4.3.21) into (4.3.6) to eliminate variable VD3  
3 11 12 12
4 42 12 43 11
11 12 12
41
43 11 1 1142 11
4 12 12
41 41 41
4 55 12 56 57
12 56 57
4
55
42 11
55
41
0
0
0
0
D D
D D out ds
D
ds
D D out
D D out
D out
D
V a V a
V a V a V g a V a
a
a a g aa aV V a V
a a a
V a V a V a
V a V aV
a
a aa
a
- =
æ ö+ -
- - =ç ÷
è ø
æ ö æ ö æ ö
- - + + =ç ÷ ç ÷ ç ÷
è ø è ø è ø
- - + =
æ ö- +
= ç ÷
è ø
æ ö
= ç
è
43 11 1 11
56 12 57
41 41
, , dsa a g aa a a
a a
æ ö æ ö
= + =÷ ç ÷ ç ÷
ø è ø è ø
 
(4.3.27) 
The system of equations should be update coefficient for next column. 
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1 44 45 46
115 47 48 49
150 51
252 53 54
342 43 11
456 57
1213 14
20
29
41
55
0 0 0 0
0
0 0 0 0
0
0 0 0 0 0
0
0 0 0 0
0
0 0 0 0
0
0 0 0 0 0
0
0 0 0 0 0 0
0
inm
S
D
D
Dds
D
D
out
Vg a a a
Va a a a
Va a
Va a a
Va a g
Va a
Va
V
a
a
a
a
a
é ùé ù
éê úê ú
ê úê ú
ê úê ú-
ê úê ú
- ê úê ú =ê úê ú-
ê úê ú
- ê úê ú
ê úê ú- ê úê ú
ê úê úë û ë
-
û
-
ù
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê úë û
 
(4.3.28) 
Substitute equation (4.3.27) into (4.3.23) to eliminate variable VD4  
1 4 44 12 45 46
12 56 57
1 44 12 45 46
55
56 44 57 44
1 12 45 46
55 55
1 12 58 59
56 44 57
58 45 59 46
55
0
0
0
0
,
m in D D out
D out
m in D out
m in D out
m in D out
g V V a V a V a
V a V ag V a V a V a
a
a a a ag V V a V a
a a
g V V a V a
a a a aa a a a
a
+ + + =
æ ö- +
+ + + =ç ÷
è ø
æ ö æ ö
+ - + + =ç ÷ ç ÷
è ø è ø
+ + =
æ ö
= - = +ç ÷
è ø
44
55a
æ ö
ç ÷
è ø
 
(4.3.29) 
Substitute equation (4.3.27) into (4.3.24) to eliminate variable VD4 
1 15 4 47 12 48 49
12 56 57
1 15 47 12 48 49
55
56 47 57 47
1 15 12 48 49
55 55
1 15 12 60 61
56 47 57
60 48 61 49
55
0
0
0
0
,
S D D out
D out
S D out
S D out
S D out
V a V a V a V a
V a V aV a a V a V a
a
a a a aV a V a V a
a a
V a V a V a
a a a aa a a a
a
+ + + =
æ ö- +
+ + + =ç ÷
è ø
æ ö æ ö
+ - + + =ç ÷ ç ÷
è ø è ø
+ + =
æ ö
= - = +ç ÷
è ø
47 12 56 57
4
55 55
, D outD
V a V aV
a a
æ ö æ ö- +
=ç ÷ ç ÷
è ø è ø
 
(4.3.30) 
Substitute equation (4.3.27) into (4.3.25) to eliminate variable VD4 
1 20 4 50 12 51
12 56 57
1 20 50 12 51
55
56 50 57 50
1 20 12 51
55 55
1 20 12 62 63
56 50 57 50 1
62 51 63 4
55 55
0
0
0
0
, ,
D D D
D out
D D
D D out
D D out
D
D
V a V a V a
V a V aV a a V a
a
a a a aV a V a V
a a
V a V a V a
a a a a Va a a V
a a
- + - =
æ ö- +
- + - =ç ÷
è ø
æ ö æ ö
- - + + =ç ÷ ç ÷
è ø è ø
- - + =
æ ö æ ö -
= + = =ç ÷ ç ÷
è ø è ø
2 56 57
55
outa V a
a
æ ö+
ç ÷
è ø
 
(4.3.31) 
Substitute equation (4.3.27) into (4.3.26) to eliminate variable VD4 
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2 29 4 52 12 53 54
12 56 57
2 29 52 12 53 54
55
56 52 57 52
2 29 12 53 54
55 55
2 29 12 64 65
56 52 57 52
64 53 65
55 5
0
0
0
0
,
D D D out
D out
D D out
D D out
D D out
V a V a V a V a
V a V aV a a V a V a
a
a a a aV a V a V a
a a
V a V a V a
a a a aa a a
a a
+ - + =
æ ö- +
+ - + =ç ÷
è ø
æ ö æ ö
- + + + =ç ÷ ç ÷
è ø è ø
- + =
æ ö
= + =ç ÷
è ø
12 56 57
54 4
5 55
, D outD
V a V aa V
a
æ ö æ ö- +
+ =ç ÷ ç ÷
è ø è ø
 
(4.3.32) 
Substitute equation (4.3.27) into (4.3.21) to eliminate variable VD4 
3 41 4 42 12 43 11
12 56 57
3 41 42 12 43 11
55
56 42 57 42
3 41 12 43 11
55 55
3 41 12 66 67
56 42 5
66 43 67
55
0
0
0
0
,
D D D out ds
D out
D D out ds
D D out ds
D D out
V a V a V a V g
V a V aV a a V a V g
a
a a a aV a V a V g
a a
V a V a V a
a a aa a a
a
+ + - =
æ ö- +
+ + - =ç ÷
è ø
æ ö æ ö
+ - + - =ç ÷ ç ÷
è ø è ø
+ + =
æ ö
= - =ç ÷
è ø
7 42 12 56 57
11 4
55 55
, D outds D
a V a V ag V
a a
æ ö æ ö- +
- =ç ÷ ç ÷
è ø è ø
 
(4.3.33) 
Substitute equation (4.3.27) into (4.3.7) to eliminate variable VD4 
4 13 14
12 56 57
13 14
55
57 13 56 13
14 12
55 55
68 12 69
68
12
69
57 13 56 13 12 56 5
68 14 69 4
55 55
0
0
0
0
, ,
D out
D out
out
out D
out D
D out
D out
D
V a V a
V a V a a V a
a
a a a aV a V
a a
V a V a
aV V
a
a a a a V a V aa a a V
a a
- =
æ ö- +
- =ç ÷
è ø
æ ö æ ö
- - =ç ÷ ç ÷
è ø è ø
- =
æ ö
= ç ÷
è ø
æ ö æ ö - +
= - = =ç ÷ ç ÷
è ø è ø
7
55a
æ ö
ç ÷
è ø
 
(4.3.34) 
The system of equations should be update coefficient for next column. 
1 58 59
115 60 61
162 63
264 65
366 67
456 57
1269 68
20
29
41
55
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
inm
S
D
D
D
D
D
out
Vg a a
Va a a
Va a
Va a
Va a
Va a
Va a
V
a
a
a
a
é ùé ù é
ê úê ú ê
ê úê ú ê
ê úê ú
ê úê ú
- ê úê ú =ê úê ú
ê úê ú
- ê úê ú
ê úê ú- ê úê ú
ê úê úë û ëë û
-
-
ù
ú
ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê ú
ê úû
 
(4.3.35) 
The last step in transfer function analysis of DC gain of the cascode common gate amplifier 
can be derived by substituting equation (4.3.34) into (4.3.29) so that VD12 can be eliminated. 
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As a result, the only two variables left are Vout and Vin which can be used to determine the 
ratio of output voltage and input voltage as follows 
1 12 58 59
68
1 58 59
69
68 58
1 59
69
1
68 58
59
69
0
0
m in D out
m in out out
m in out
out m
in
g V V a V a
ag V V a V a
a
a ag V V a
a
V g
a aV a
a
+ + =
æ ö
+ + =ç ÷
è ø
æ ö
= - +ç ÷
è ø
æ ö
ç ÷
ç ÷= -
ç ÷+ç ÷
è ø
 
(4.3.36) 
 Equation (4.3.36) can be used to plotted dc gain as a function of current consumption 
so that this graph can be used in in optimization of root locus of transfer function of cascode 
common gate amplifier by using theory of feedback control system. As a result, stability as a 
function of gain-bandwidth product can be understood from pole zero plot. 
  
4.3.4 The cascode common gate amplifier frequency response 
 The frequency response of the cascode common gate amplifier can be determined by 
substituting high frequency small signal model into the transistor schematic in the circuit 
diagram in figure 3.7.   Cgs is a parasitic capacitance between the gate and the source terminal. 
Cgd is a parasitic capacitance between the gate and the drain terminal.  Cdb is a parasitic 
capacitance between the drain and the bulk terminal.  gmVgs is a gate source voltage controlled 
current sourced and gmbVbs is a bulk source voltage controlled current source.  
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inV
3 3m gsg V
3 3mb bsg V
1gsC
1gdC
2gsC
2gdC
12gdC 13gsC
13gdC
DDV
SSV
1M
2M
3M 4M
5M
6M
7M
8M 9M
10M
12M 13M
11M
14M
15M
LC
1BV OUTV
( )a
7 7gd dbC C+ 7dsg
1SV
1d sg 2dsg 2 2m gsg V
2 2mb bsg V
1dbC 2dbC
12gsC
12dsg
12dbC 13dsg13db LC C+
10gdC 10gsC
10dsg
10 10m gsg V
10 10mb bsg V
10dbC
11dbC
11gdC
11gsC
11 11mb bsg V
11 11m gsg V
8gsC 8gdC
8 8m gsg V
9gsC
9gdC
9dbC8dbC
8dsg 9dsg 9 9m gsg V
3gsC
3gdC
3dbC 4gsC
4gdC
5gdC
5gsC
5dbC
5dsg 6dsg
6dbC
6gdC
6gsC
5 5m gsg V 6 6m gsg V
3dsg
4dsg
4dbC
outV
outV
1 1m gsg V
4 4m gsg V
( )b
1DV 2DV
3DV 4DV
10DV
1SV
3DV
4DV
3DV
3DV
4DV
11dsg
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Figure 4.8 The Cascode common gate amplifier 
(a) Unity Gain Buffer 
(b) High frequency small signal equivalent circuit of Unity Gain buffer 
 
Let performing Kirchhoff’s current law at node VS1, VD1, VD2, VD3, VD4, VD10, and VD11. 
Current flow into node VD3 has 9 branches and current flow out of node VD3 has 8 branches.  
Current flow into node VD4 has 9 branches and current flow out of node VD4 has 8 branches.  
Current flow into node VD10 has 7 branches and current flow out of node VD10 has 2 branches.  
Current flow into node VD11 has 6 branches and current flow out of node VD11 has 4 branches.  
Then
 
the system of equations (4.3.37) can be written in matrix form. 
1 2 1 2 3
14 6 5 3
19 2 8 4 7
210 11 12
313 14 11
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1017 18 19
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(4.3.37) 
 
After substitute equations of Kirchhoff’s law for each node, and continue for another variable, 
then the system of equations (4.3.38) are obtained. 
1 81 82
183 84
185 86
287 88
389 90
47
20
6 77
109
27
39
55
75
91 2
0 0 0 0 0 0
0 0 0 0 0 0
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(4.3.38) 
 
Let start deriving polynomial form of the transfer function as follows. 
( )
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(4.3.39) 
Let start deriving polynomial form of the transfer function as follows. 
 
 
(4.3.40) 
 
 
The only way to derive polynomial form is to substitute the function you define as the symbolic 
real and the symbolic imaginary term which are a function of input frequency in the frequency 
domain.  
( )
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( )
( )( )
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15 10 10 10
16 12 10 10 12 10 12
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Figure 4.9 the 6th order Twin-T Laker Notch Filter Magnitude response  
based on the Cascode common-gate amplifier 
 
 The magnitude response graph of the 2nd, 4th ,6th order Twin-T Laker Notch Filter based 
on the cascode common-gate amplifier are shown in figure3.9. It can be seen that a black line 
illustrated the 2nd order notch filter magnitude response which roll off from 0 Hz until it reaches 
a stop band at a notch frequency -50 dB per half decade, then its magnitude response is 
increased up to -5 dB at 100 Hz. It is seen that a red line illustrated the 4th order notch filter 
magnitude respone which roll off from 0 Hz until it reaches a stop band at a notch frequency -
98 dB per half decade, then its magnitude response is increased up to -12 dB at 100Hz. It is 
also seen that the green line illustrated the 6th order notch filter magnitude response which roll 
off from 0 Hz until it reaches a stop band at a notch frequency -148 dB per half decade, then 
its magnitude response is increased up to -20 dB at 100Hz.     
 
4.4 Biomedical signal acquisition LSI system 
 The block diagram of the bio-signal acquisition system proposed in this research is 
shown in figure 4.10. In this system, the first stage is a low-noise amplifier (LNA), which 
receives signals from the human body. Next, a band-elimination filter (BEF) eliminates hum 
noise to prevent amplified hum noise from being saturated. Since the signal band of EEG is up 
to 30 Hz, and the hum noise is of either 50 Hz or 60 Hz—depending on the powerline 
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frequency—which is outside the EEG signal band, a BEF is not required for EEG. Thereafter, 
the magnification of the signal is adjusted with a programmable-gain amplifier (PGA). 
Afterwards, the signal is passed through an LPF. The output of the analogue front-end is not 
different from output of the LPF. Finally, an analogue-to-digital converter makes the last stage 
of the acquisition system. The analogue front-end part was designed to be from the LNA to the 
LPF. It is aimed at the design of the analogue front-end part. Reference [6], which is a bio-
signal acquisition system, was referred to for the design, including the BEF for the elimination 
of hum noise in the analogue front-end. The details of the circuits at each stage are described 
below.  
 
Figure 4.10 Block diagram of bio-signal acquisition system 
 
4.4.1. Low-noise amplifier 
 
 Because biological signals necessary for biomedical instruments such as spikes in EEG 
are very small signals, amplifiers with excellent low-noise performance are required for signal 
amplification. In laboratory, an amplifier with low power consumption and low noise 
performance was designed for biological signal acquisition. The LNA circuit used is shown in 
figure 4.11. 
 
Figure 4.11  low-noise amplifier 
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Figure 4.12 Cascode load OTA  
 
Table 4.3    MOS parameter of low noise amplifier  
 
4.4.2 Band-elimination filter design 
 As described above, there is a problem in that it is easy to pick up hum noise when 
acquiring a biological signal. In the bio-signal acquisition system proposed in , there is a many 
chance that the hum noise is also amplified and saturated when the signal is amplified by the 
LNA in the first stage is passed through the PGA for amplification; hence, a BEF is placed 
after the LNA. Hum noise occurs in the frequency band corresponding to the frequency of the 
commercial power supply, i.e. at 50 Hz or 60 Hz. Therefore, it is desirable to have a BEF that 
can change or remove the noise at 50/60 Hz.  
When a filter that removes a low frequency, signal is assembled with a passive element, 
there is a problem that the area becomes large and it hinders the multichannel system. 
Therefore, in the past research, there is almost no example where on-chip the hum noise 
removal filter was made. In order to reduce the area of the filter, there is a method to make the 
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apparent capacitance large by the current mirror effect or the MOS size ratio introduced [9], 
however, in this work it is designed the circuit of the filter using realizable OTA pseudo resistor. 
The reason for using the OTA pseudo resistor is to realize a high resistance with a small area, 
and since the resistance value is variable depending on the bias value, it is possible to change 
the removal center frequency by changing the bias value. 
 When designing the variable BEF, the attenuation characteristic was targeted for the 
commercially available BEF SD-1 BE (NF corp.). SD-1 BE is a BEF for eliminating hum noise, 
and it is possible to digitally set the BEF to 50 Hz or 60 Hz. The attenuation amount is set a 
frequency that is ± 1% away from the center frequency. The quality factor is 2.0 at 50 Hz and 
2.4 at 60 Hz from the datasheet. A circuit diagram of the designed band elimination filter is 
shown in figure 4.13. The circuit diagram and MOS size of the OTA pseudo resistor used in 
this circuit are shown in figure 4.14 and Table 4.4, respectively. Also, the circuit diagram and 
element values of the operational amplifier used as a buffer are shown in figure 4.15, and table 
4.5 shows the performance in Table 4.6. The designed circuit is configured to remove the signal 
of 50/60 Hz in the parallel circuit of the low pass filter and the high pass filter. 
 
 
Figure 4.13  Band-elimination filter with OTA as active resistor replacement  
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Figure 4.14 OTA pseudo resistor used for band rejection filter 
 
Table 4.4    MOS parameter of OTA 
 
 
 
 
Figure 4.15 Operational amplifier used for band elimination filter 
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Table 4.5    MOS parameter of operational amplifier 
 
Table 4.6    Performance of operational amplifier by simulation 
 
 
4.4.3 Modified band elimination filter design 
 
 
Figure 4.16 Twin-T type band elimination filter 
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 From the designed band elimination filter in section 4.4.2, only the attenuation of 12 
dB at the maximum can be obtained in the 1st order. For this reason, we aimed for filters that 
can achieve greater attenuation even in primary order. In Y. Wang et al. [11] which also 
designs a hum noise removal filter, a filter is constructed with a Twin-T type notch filter, and 
the hum noise is removed. Therefore, it was decided to design by using the OTA pseudo 
resistance for the Twin-T type notch filter. Fig. 4.16 shows the circuit diagram of the Twin-T 
type notch filter that has been studied. 
 In the designed circuit, the resistance value on the HPF side must always be half value 
with respect to the resistance value on the LPF side. For this reason, the OTA pseudo 
resistance on the HPF side was used that has a smaller variation in resistance value with 
respect to the bias value than on the LPF side. The circuit diagram of the OTA pseudo 
resistor used to realize gm (LPF side) in figure 4.18 is shown in figure 4.16 and the MOS size 
is shown in table 4.7. On the HPF side, the OTA pseudo resistor shown in figure 4.14 is used. 
Figure 4.17 is finally designed modified band elimination filter with OTA pseudo resistor. 
 
 
Figure 4.17 Modified band-elimination filter with OTA as active resistor replacement  
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Figure 4.18 Modified OTA pseudo resistor used for band rejection filter 
 
 
Table 4.7    MOS parameter of OTA pseudo resistor 
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Figure 4.19 Simulation results of modified Twin-T band elimination filter when RB is 
changed  
 
Figure 4.20 Comparison of filter characteristics between simulation results and commercial 
band elimination filter(SD-1BE)  
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Figure 4.21 Simulation results of modified Twin-T band elimination filter frequency response 
when Vbias is changed  
 
 
In the Twin-T type notch filter that is modified, simulation is performed to confirm the 
attenuation characteristics. Firstly, the change of Q value was confirmed by changing the ratio 
of RA and RB. Figure 4.19 shows the simulation results when RA = 10 kΩ and the value of RB 
is changed from 0 Ω to 500 kΩ. As shown in figure 4.19, the smaller the RB value, the higher 
the maximum attenuation but the lower the Q value, and the higher the RB value, the higher the 
Q value. In the commercial BEF (SD - 1 BE) targeted for attenuation characteristics, the Q 
value is 2.0. When RA = 10 kΩ, the Q value becomes 2.0 when RB = 70 kΩ. Therefore, the 
attenuation characteristics when RA = 10 kΩ and RB = 70 kΩ are compared with the attenuation 
characteristics of SD-1 BE. The simulation result is shown in figure 4.20. 
 Next, RA = 10 kΩ, RB = 70 kΩ, and the change of the removal center frequency when 
changing the bias value of the OTA pseudo resistance is confirmed. The simulation result is 
shown in Figure 4.21. As shown in figure 4.21, it is confirmed that by changing the bias value, 
the removal center frequency can be changed. However, the amount of attenuation decreases 
as the removal center frequency to be set changes. By changing the bias value of 1 mV, the 
OTA pseudo resistance changes several MΩ resistance value. Therefore, with the change in 
the bias value with 1 mV step, the relationship 2 RA = RB between the resistance value RA on 
the HPF side and the resistance value RB on the LPF side in the modified circuit deviates and 
it is considered that the attenuation characteristic has changed. 
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4.5 Conclusion 
  
 The high order notch filters are discussed. There are two methodologies to designed 
high order notch filter. The first is designed from the LCR prototype. The second is designed 
from the 2nd order Twin-T block diagram and its 2nd order modified version of Twin-T block 
diagram. The circuit called Twin-T is used to design 2nd order notch filter from the block 
diagram which is composed of three resistors and three capacitors with single amplifier buffer 
with feedback from output of the amplifier to the floating resistor. The resistors in this block 
diagram can be substituted by floating active resistor if the notch filter is designed with very 
low cutoff frequency such as 50 Hz or 60 Hz, then, floating resistor is designed in the range of 
megaohm which consumed large layout area. For higher order notch filter, the theory is 
reviewed how to transform nth order of LPF LCR prototype into 2nd order of the notch filter 
LCR prototype. After the passive element value are computed from LCR prototype from 
textbook formulas. Then, ground and floating active inductor can be designed from the value 
of the computed inductor value. 
 Furthermore, a biosignal acquisition LSI using a 0.18 μm CMOS process was designed. 
For the hum noise which needs to be removed in order to acquire the biological signal, the band 
elimination filter was designed. When the low frequency removal filter is assembled with a 
passive filter, there is a problem that it is necessary to increase the resistance value and the 
capacitance value and the chip area becomes large. However, by using the OTA pseudo resistor, 
the band elimination filter is made into a chip with a small area. In the modified band 
elimination filter, attenuation characteristics equivalent to those of commercial products could 
be achieved than simulation. Furthermore, since the cutoff frequency can be changed by 
changing the bias value of the OTA pseudo resistance used in the filter, one circuit can be used 
for either 50 Hz or 60 Hz frequency. 
 
 
 
 
 
 
 
97 
 
4.6 References 
[1] S. A. Boctor, “A novel second order canonical RC active realization of high pass notch 
filter,” IEEE Transactions on Circuits and Systems, Vol. CAS-22, No. 5, 1975, pp. 397–404 
[2] X. Qian, Y. P. Xu, X. Li, “A CMOS continuous time low pass notch filter for ECG systems,” 
Analog Integrated Circuits and Signal Processing, Vol. 44, 2005, pp. 231–238 
[3] R. Martins, S. Selberherr, F. A. Vaz, “A CMOS IC for portable EEG acquisition systems,” 
IEEE Transactions Instrumentation and Measurement, Vol. 47, No. 5, 1998, pp. 1191–1996 
[4] R. F. Yazicioglu, P. Merken, R. Puers, C. V. Hoof, “A 60 µW 60 nV/ 𝐻𝑧 readout front-
end for portable biopotential acquisition systems” IEEE Journal of Solid-State Circuits, Vol. 
42, No. 5, 2007, pp. 1100–1110 
[5] S. Y. Lee, C. J. Cheng, “Systematic design and modeling of a OTA-C filter for portable 
ECG detection,” IEEE Transactions on Biomedical Circuits and Systems, Vol. 3, No. 1, 2009, 
pp. 53–64 
[6] W. K. Chen, “Passive and active filters, theory and implementations,” Wiley 1986 
[7] P. R. Gray, R. G. Meyer, “MOS operational amplifier design, a tutorial review,” IEEE 
Journal of Solid-State Circuits, Vol. SC-17, No. 6, 1982, pp. 969–982  
[8] M. S. Ghausi, K. R. Laker, “Modern filter design, active RC and switched capacitor,” Noble 
Publishing, 2003 
[9] J. S. Martinez, A. Vazquez-Gonzalez, “Impedance scalers for IC active filters,” 1998, I-
151-I-154 
[10] P. E. Allen, D. R. Holberg, “CMOS analog circuit design,” Oxford University Press, 2012 
[11] Wang Yuan; Zhang Xu; Han Jianqiang; Liu Ming; Chen Hongda, ”A CMOS 
physiological monitoring frontend for wearable health applications”,  
IEEE Conference Publications, pp1-6(2014) 
 
 
 
 
 
 
 
 
 
 
98 
 
 
 
 
 
 
 
 
Chapter 5 A Design of Cross Coupled 
Oscillator 
  
99 
 
Chapter 5  A Design of Cross Coupled Oscillator  
5.1 Introduction 
The cross-coupled oscillator circuit diagram in MOSFET technology was proposed 
long time ago but no one indicate when it is first proposed. The cross coupled can be design 
based on two concepts. The first concept is based on Barkhausen criterion which is based on 
grouping of symbolic parameters in the denominator polynomial, then the symbolic 
denominator polynomial can be separated into real part and imaginary part. The symbolic real 
and imaginary part can be equated to zero so that oscillation frequency can be derived. The 
second concept is based on inverse Laplace transforms of the transfer function which can be 
separated into two methodologies. The first methodology is based on feedback concept. For 
example, it is the cascade of resonance amplifier one time which can be seen as a cross coupled 
oscillator. It is composed of amplifier stage and feedback stage. The second methodology is 
based on input impedance derivation. This paper proposed how to design and optimize solution 
of input impedance in time domain by using partial fraction expansion. Pole frequencies of 
input impedance can be designed by approximate rooting formula so that pole frequency have 
only imaginary pole frequencies which is very difficult because usually pole frequencies are 
complex numbers.  
The circuit diagram idea of the cross-coupled oscillator might come from the paper 
which is published by A. Abidi [1]. The circuit diagram of relaxation oscillator is different from 
the first cross-coupled oscillator which is appeared in the textbook of B. Razavi [2] because that 
circuit diagram did not use BJT transistor, but it used MOSFET transistor. It did not used current 
source at emitter terminal, it did not used capacitive coupling between emitter terminal. It did 
not used parallel inductor and capacitor at a collector terminal. But the collector terminal of Q1 
was connected with the base terminal of Q2 which is similar with the connection of the drain 
terminal of M1 with the gate terminal of M2. Since 1996, B. Razavi analyzed phase noise of 
CMOS oscillators of ring oscillator and relaxation oscillator. Input impedance function of 
CMOS cross-coupled oscillator was published by K. Tripetch since 1996 [3]. The mathematical 
empirical functions were derived as a DC bias point and geometrical parameters which was 
published since 2004 [4]. A comprehensive analysis of novel cross-coupled oscillator was 
derived by I. R. Chamas [5]. Common-Centroid layout of CMOS cross-coupled oscillator was 
proposed since 2009 [6] to make perfect symmetrical layout. Because non-symmetrical layout 
can make some offset in parasitic capacitance extraction and mismatch in aspect ratio. 
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 CMOS fundamental oscillator was designed by B. Razavi since 2011 [7] at various 
frequencies. It is the highest oscillation frequency ever reported before 2011. The cross-coupled 
oscillator can be seen as a two-stage ring oscillator without parallel LC load between supply 
voltage and drain terminal but that paper reported three stage fully differential ring oscillator 
which can be seen as a cascade of the delay cells. The Barkhausen stability criterion was applied 
to a cascaded three stage transfer function to derived the oscillation frequency formula which 
was published by P. Lucchi since 2011 [8]. The PLL synthesizer was designed for Bluetooth 
transmitter which was published by S. Saad [9]. The VCO of this PLL synthesizer used the cross 
coupled oscillator with the current source but they did not propose design equation. The cross-
coupled oscillator with current source could not be derived with feedback model because gain 
stage and feedback stage could not be separated because the sharing between gain stage and 
feedback stage is the current source. The closed form expressions for the oscillation frequency 
amplitude of oscillation of CMOS LC tank oscillator were derived for the first time in weak 
inversion region of operation which was published since 2013 [10]. They solve stochastic 
differential equations which including two noise sources. The cross-coupled oscillator was 
designed by admittance parameters. Bostini [11] published the paper which they used the 
Barkhausen criterion to derived oscillation frequency.    
5.2 The circuit diagram of Cross Couple Oscillator and its equivalent circuit 
The cross couple oscillator circuit diagram and its high frequency equivalent circuit are 
shown in figure 6.1 (a) and figure 6.1 (b). The circuit composed of two NMOS transistors 
which are connected back to back. Its drain terminal of M1 and M2 are loaded by RLC passive 
resonance circuit. Output voltage at drain terminal of M1 is connected with gate terminal of 
transistor M2. Then, drain terminal of M2 is connected with gate terminal of transistor M1. Its 
high frequency equivalent circuit is substitute into the transistor symbol so that everyone can 
analyze the frequency response of the circuit with different principle such as input impedance, 
ratio of the output voltage and input voltage. Feedback control theory can be applied by 
analyzing the circuit as an amplifier stage and feedback amplifier stage so that the ratio of the 
amplifier stage gain and feedback amplifier stage gain can be subsitute into ratio of the output 
voltage and input voltage. 
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Figure 6.1 (a) (a) Cross-Coupled Oscillator Circuit Diagram 
(b) High Frequency Equivalent circuit diagram of (a) 
 The Input Impedance of cross couple oscillator 
The input impedance ratio can be analyze by perform KCL at two nodes in the 
circuit diagram of figure 6.1 (b) so that the formula can be derived as follows. 
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(6.1) 
5.3 The Solution of factorization of the fourth order polynomial  
Partial fraction of fourth order polynomial can be written as follows with four unknowns 
and four pole frequencies. Four pole frequencies can be derived by factorization of the fourth 
order denominator polynomial of the input impedance of the CMOS cross coupled oscillator.  
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(6.2) 
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Factorization may not be derived directly without nonlinear algebra and without 
approximation. The document was published by Abramowitz and Stegun [12] indicated strange 
function called cubic and quartic which is the solution of the third order polynomial rooting and 
fourth order polynomial rooting. But this paper proposed the approximate fourth order 
polynomial rooting by multiply fourth brackets of symbolic rooting which can be written as 
follow 
( )( )( )( ) ( )( ) ( )( )
( )
( )( )( )
( )
2 2
4 3
2 4 3 2
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(6.3) 
With approximation by eliminate four terms, equation (1) can be written as follow. 
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The parameter names a,b,c and d can be seen as pole frequencies if ( ) 0F s = . It can be 
written as a function of all coefficients in the right-hand side of equation (6.2). 
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5.4 The compact equation of the input impedance of the CMOS cross couple oscillator 
The solution of inverse Laplace’s transform of general transfer function which have 
numerator polynomial divided by denominator polynomial of any order can be written as 
follow. It can also be written in factor form as follow and residue form as follow. Residue is 
the form which describes unknown value which must be determine by comparing with the 
coefficients which have the same order after multiply both sides of the equation with the 
factored form of pole polynomial which is the roots of denominator polynomial.   
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(6.11) 
Each pole frequency in equation (6.11) can be real number, imaginary number and 
complex number. From simulation with MATLAB with CMOS transistor level the solution 
usually contained conjugate complex numbers. Thus, the solution of inverse Laplace’s 
transform of complex pole number can be written as follow. 
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(6.12) 
The solution of voltage input waveform is a function of time but unknown constant 
solution can be complex numbers, real number and imaginary number. It is dependent on 
design and simulation. The unknown constant can be programed as follow. 
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(6.14) 
The solution of time domain waveform is still not finished. It must multiply symbolic 
complex number with complex trigonometry function. After that separate real and imaginary 
signal as follows. 
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(6.16) 
5.5 The simulation of the cross coupled oscillator input impedance 
The Time domain waveform can be plotted by assigned a drain current value with a 
number. Then, a voltage biased must be designed by a number. The resistive load can be 
designed with Ohm’s law and supply voltage. Then, aspect ratio was calculated with many 
constants in level 1 0.5-micron transistor model such as oxide thickness, mobility of electron 
and hole, permittivity of dielectric which all parameters and design equation in level1 were 
shown in textbook which was published in [12]. Eight parameters which are four poles complex 
frequencies and four unknown constants are solved with MATLAB after all equations are 
programmed in MATLAB. The drain current is designed to have 1 Aµ . The passive capacitors 
are designed to have 100 Fµ  and passive inductors are designed to have 40 pH.  The period of 
the waveform can be approximated to be 400 ns. Thus, oscillation frequency is calculated to be 
2.5 MHz. Oscillation amplitude is in the range plus and minus 10 mV.  
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Figure 5.2 The time domain waveform, the upper waveform is a real signal 
and the lower waveform is an imaginary signal 
 
 
 
Figure 5.3 The root locus of complex pole frequencies which is approaching a pure 
imaginary pole frequency (real pole frequency is very close to zero Hz) 
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5.6 Conclusion 
 
The symbolic rooting formula of 4th order polynomial has been presented. These  
formulas are approximated formula by eliminate one term from twelve terms. These formulas 
can be used to design pole position of the transfer function correct only 2 positions from 4 
positions. If someone believe these formulas it can be used as a starting point for symbolic long 
division so that another 2 poles can be derived correctly. In contrast with symbolic rooting 
formula, numerical rooting formula is a hidden methodology which has no good example in 
textbook but it is the command in MATLAB. It is very accurate for any pole positions which 
are the solutions of the nth order polynomial. Four symbolic unknowns can be solved by 
algebra technique, it is used in symbolic solution of this paper instead of using function which 
is called residue of MATLAB. From equation (6.21) which can be used to plot time domain 
response graph by using root command of MATLAB for the most accurate pole position which 
is mixed with four unknowns. The imaginary axis crossing may be used to design oscillator by 
searching for the element value as a symbolic formula as a function of passive elements and 
other small signal parameters.    
Root locus is the methodology which is used to design and optimize control system by 
adaptation of the gain in the block diagram of the system. By mixing with the Routh Hurwitz 
stability theory, someone can design the gain of the block in the system so that the breakaway 
point and break-in point can be determine which means that at some point the pole will moving 
from negative real pole to complex pole and the traveling pass through the imaginary pole 
position which is called imaginary axis crossing.  
This paper use MATLAB to plot root locus of poles by simulate pole position of root 
command as a function of current consumption which is illustrated in figure 6.3.  
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Chapter 6 Conclusion 
 
 Analog-digital mixed signal LSI plays an important role in the electronics. However, 
various on-chip analog circuit designs have various tradeoffs and it is difficult to design. A 
filter and an oscillator are indispensable analog circuits. The active filter is important for a wide 
range of fields, such as a channel selection filter for wireless LAN, as a notch filter for 50 Hz, 
60 Hz power interference cancellation, communication and biomedical signal acquisition. In 
addition, the oscillator is a core element for wireless communication and a clock for digital 
synchronous circuit. Based on this background, this research is conducting analog circuit 
design while comparing analytic and simulation method. 
Chapter 1 is an introduction, the background of this research and the Gm-C filter design 
previously proposed are summarized and the problems of the conventional design are 
summarized.  
   In chapter 2, the output means square noise voltage of the Nauta transconductors was 
analyzed by summation of the output means square noise current which are multiplied by the 
square of output resistance of the Nauta transconductor. 
In chapter 3, the designs and analysis of the 5th order elliptic Gm-C LPF, 10th order 
elliptic Gm-C LPF were shown. Dynamic range of the filter can be computed by reading the 
graph of THD versus input amplitude at the output terminal of the whole filter. Drain 
degeneration resistor is used to tune voltage gain of the filter. It is also used to optimized the 
output mean square noise voltage. Drain degeneration resistor is used to design and optimize 
THD. Dynamic range is traded with the layout area of drain degeneration resistor. Dynamic 
range of the 5th order elliptic Gm-C LPF is computed to 86.13 dB at 1Hz which has the 
maximum output mean square noise voltage. Dynamic range of the 10th order elliptic Gm-C 
LPF is computed to 101.08 dB because for the 10th order elliptic Gm-C LPF the output means 
square noise voltage is higher than the 5th order elliptic Gm-C LPF at least 2 times. Four types 
of the 2nd order notch filter and the 6th order notch filter block diagram are reviewed. The 
symbolic formula of Twin-T Laker is rederived. It is found that the transfer function of this 
block diagram is not a second order but it has the 4th order numerator polynomial and the 4th 
order denominator polynomial. The notch frequency of this block diagram is designed based 
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on iterative simulation of all parameters in the block diagram such as capacitor, resistor, gain 
or attenuation block.  
 In chapter 4, high order notch filter was shown. In this thesis, proposed 2nd , 4th and 6th 
order Notch filter for interference rejection at 50 Hz which is the same frequency from high 
voltage power line. The architecture of the 2nd order Notch filter from Kenneth Laker is chosen 
and designed. Magnitude response of the 6th order Notch filter is simulated for 0.18 micron 
CMOS Process. The biomedical signal acquisition LSI system is designed by a modification 
of Twin-T 2nd order notch filter.  
   In chapter 5, cross coupled oscillator design using Root Locus methodology was shown. 
The time domain graph is shown as the result of four pole positions and four unknown constants 
which can be derived.  
 A design method based on trial and error simulation is not always elegant in analog 
circuit design where there are many design parameters. An analytical method in circuit design 
does not put load on the computer. In this work, design examples are shown using filters and 
oscillators important as analog circuits by using analytical method with comparing simulation. 
In the future, it will be required to effectively utilize analytical design and simulation design 
method. 
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